ISSDK
1.8
IoT Sensing Software Development Kit
boardkit
frdm-k22f
RTE_Device.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016, Freescale Semiconductor, Inc.
3
* Copyright 2016-2017 NXP
4
* All rights reserved.
5
*
6
* SPDX-License-Identifier: BSD-3-Clause
7
*/
8
9
#ifndef __RTE_DEVICE_H
10
#define __RTE_DEVICE_H
11
12
/* Driver name mapping. */
13
#define RTE_I2C0 1
14
#define RTE_I2C0_DMA_EN 0
15
#define RTE_I2C1 1
16
#define RTE_I2C1_DMA_EN 0
17
18
#define RTE_SPI0 0
19
#define RTE_SPI0_DMA_EN 0
20
#define RTE_SPI1 1
21
#define RTE_SPI1_DMA_EN 0
22
23
/* Use UART0 - UART2. */
24
#define RTE_USART0 0
25
#define RTE_USART0_DMA_EN 0
26
#define RTE_USART1 1
27
#define RTE_USART1_DMA_EN 0
28
#define RTE_USART2 1
29
#define RTE_USART2_DMA_EN 0
30
/* Use LPUART0. */
31
#define RTE_USART3 0
32
#define RTE_USART3_DMA_EN 0
33
34
/* UART configuration. */
35
#define USART_RX_BUFFER_LEN 64
36
#define USART1_RX_BUFFER_ENABLE 1
37
#define USART2_RX_BUFFER_ENABLE 1
38
39
/* DSPI configuration. */
40
#define RTE_SPI0_PCS_TO_SCK_DELAY 1000
41
#define RTE_SPI0_SCK_TO_PSC_DELAY 1000
42
#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000
43
#define RTE_SPI0_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0
44
#define RTE_SPI0_DMA_TX_CH 0
45
#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Tx
46
#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX0
47
#define RTE_SPI0_DMA_TX_DMA_BASE DMA0
48
#define RTE_SPI0_DMA_RX_CH 1
49
#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Rx
50
#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX0
51
#define RTE_SPI0_DMA_RX_DMA_BASE DMA0
52
#define RTE_SPI0_DMA_LINK_DMA_BASE DMA0
53
#define RTE_SPI0_DMA_LINK_CH 2
54
55
#define RTE_SPI1_PCS_TO_SCK_DELAY 1000
56
#define RTE_SPI1_SCK_TO_PSC_DELAY 1000
57
#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000
58
#define RTE_SPI1_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0
59
#define RTE_SPI1_DMA_TX_CH 0
60
#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1
61
#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX0
62
#define RTE_SPI1_DMA_TX_DMA_BASE DMA0
63
#define RTE_SPI1_DMA_RX_CH 1
64
#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1
65
#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX0
66
#define RTE_SPI1_DMA_RX_DMA_BASE DMA0
67
#define RTE_SPI1_DMA_LINK_DMA_BASE DMA0
68
#define RTE_SPI1_DMA_LINK_CH 2
69
70
/*I2C configuration*/
71
#define RTE_I2C0_Master_DMA_BASE DMA0
72
#define RTE_I2C0_Master_DMA_CH 0
73
#define RTE_I2C0_Master_DMAMUX_BASE DMAMUX0
74
#define RTE_I2C0_Master_PERI_SEL kDmaRequestMux0I2C0
75
76
#define RTE_I2C1_Master_DMA_BASE DMA0
77
#define RTE_I2C1_Master_DMA_CH 1
78
#define RTE_I2C1_Master_DMAMUX_BASE DMAMUX0
79
#define RTE_I2C1_Master_PERI_SEL kDmaRequestMux0I2C1
80
81
/* UART configuration. */
82
#define RTE_USART0_DMA_TX_CH 0
83
#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Tx
84
#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
85
#define RTE_USART0_DMA_TX_DMA_BASE DMA0
86
#define RTE_USART0_DMA_RX_CH 1
87
#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Rx
88
#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
89
#define RTE_USART0_DMA_RX_DMA_BASE DMA0
90
91
#define RTE_USART1_DMA_TX_CH 0
92
#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Tx
93
#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
94
#define RTE_USART1_DMA_TX_DMA_BASE DMA0
95
#define RTE_USART1_DMA_RX_CH 1
96
#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Rx
97
#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
98
#define RTE_USART1_DMA_RX_DMA_BASE DMA0
99
100
#define RTE_USART2_DMA_TX_CH 0
101
#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Tx
102
#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
103
#define RTE_USART2_DMA_TX_DMA_BASE DMA0
104
#define RTE_USART2_DMA_RX_CH 1
105
#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Rx
106
#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
107
#define RTE_USART2_DMA_RX_DMA_BASE DMA0
108
109
#endif
/* __RTE_DEVICE_H */
© Copyright 2016-2020 NXP. All Rights Reserved.
