ISSDK
1.8
IoT Sensing Software Development Kit
boardkit
frdm-ke15z
RTE_Device.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016, Freescale Semiconductor, Inc.
3
* Copyright 2016-2017 NXP
4
* All rights reserved.
5
*
6
* SPDX-License-Identifier: BSD-3-Clause
7
*/
8
#ifndef __RTE_DEVICE_H
9
#define __RTE_DEVICE_H
10
11
/*Driver name mapping*/
12
#define RTE_I2C0 1
13
#define RTE_I2C0_DMA_EN 0
14
#define RTE_I2C1 1
15
#define RTE_I2C1_DMA_EN 0
16
17
#define RTE_SPI0 1
18
#define RTE_SPI0_DMA_EN 0
19
#define RTE_SPI1 0
20
#define RTE_SPI1_DMA_EN 0
21
22
#define RTE_USART0 1
23
#define RTE_USART0_DMA_EN 0
24
#define RTE_USART1 1
25
#define RTE_USART1_DMA_EN 0
26
#define RTE_USART2 0
27
#define RTE_USART2_DMA_EN 0
28
29
#define USART_RX_BUFFER_LEN 64
30
#define USART0_RX_BUFFER_ENABLE 1
31
#define USART1_RX_BUFFER_ENABLE 1
32
33
/* LPI2C configuration. */
34
#define RTE_I2C0_DMA_TX_CH 0
35
#define RTE_I2C0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Tx
36
#define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX
37
#define RTE_I2C0_DMA_TX_DMA_BASE DMA0
38
#define RTE_I2C0_DMA_RX_CH 1
39
#define RTE_I2C0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Rx
40
#define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX
41
#define RTE_I2C0_DMA_RX_DMA_BASE DMA0
42
43
#define RTE_I2C1_DMA_TX_CH 0
44
#define RTE_I2C1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C1Tx
45
#define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX
46
#define RTE_I2C1_DMA_TX_DMA_BASE DMA0
47
#define RTE_I2C1_DMA_RX_CH 1
48
#define RTE_I2C1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C1Rx
49
#define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX
50
#define RTE_I2C1_DMA_RX_DMA_BASE DMA0
51
52
/* LPSPI configuration. */
53
#define RTE_SPI0_PCS_TO_SCK_DELAY 1000
54
#define RTE_SPI0_SCK_TO_PSC_DELAY 1000
55
#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000
56
#define RTE_SPI0_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs3)
57
#define RTE_SPI0_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs3)
58
#define RTE_SPI0_DMA_TX_CH 0
59
#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Tx
60
#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX
61
#define RTE_SPI0_DMA_TX_DMA_BASE DMA0
62
#define RTE_SPI0_DMA_RX_CH 1
63
#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Rx
64
#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX
65
#define RTE_SPI0_DMA_RX_DMA_BASE DMA0
66
67
#define RTE_SPI1_PCS_TO_SCK_DELAY 1000
68
#define RTE_SPI1_SCK_TO_PSC_DELAY 1000
69
#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000
70
#define RTE_SPI1_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs3)
71
#define RTE_SPI1_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs3)
72
#define RTE_SPI1_DMA_TX_CH 0
73
#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI1Tx
74
#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX
75
#define RTE_SPI1_DMA_TX_DMA_BASE DMA0
76
#define RTE_SPI1_DMA_RX_CH 1
77
#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI1Rx
78
#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX
79
#define RTE_SPI1_DMA_RX_DMA_BASE DMA0
80
81
/* UART configuration. */
82
#define RTE_USART0_DMA_TX_CH 0
83
#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Tx
84
#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX
85
#define RTE_USART0_DMA_TX_DMA_BASE DMA0
86
#define RTE_USART0_DMA_RX_CH 1
87
#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Rx
88
#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX
89
#define RTE_USART0_DMA_RX_DMA_BASE DMA0
90
91
#define RTE_USART1_DMA_TX_CH 0
92
#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Tx
93
#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX
94
#define RTE_USART1_DMA_TX_DMA_BASE DMA0
95
#define RTE_USART1_DMA_RX_CH 1
96
#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Rx
97
#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX
98
#define RTE_USART1_DMA_RX_DMA_BASE DMA0
99
100
#define RTE_USART2_DMA_TX_CH 0
101
#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART2Tx
102
#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX
103
#define RTE_USART2_DMA_TX_DMA_BASE DMA0
104
#define RTE_USART2_DMA_RX_CH 1
105
#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART2Rx
106
#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX
107
#define RTE_USART2_DMA_RX_DMA_BASE DMA0
108
109
#endif
/* __RTE_DEVICE_H */
© Copyright 2016-2020 NXP. All Rights Reserved.
