ISSDK
1.8
IoT Sensing Software Development Kit
boardkit
frdm-k32w042
RTE_Device.h
Go to the documentation of this file.
1
/*
2
* Copyright (c) 2016, Freescale Semiconductor, Inc.
3
* Copyright 2016-2017 NXP
4
* All rights reserved.
5
*
6
* SPDX-License-Identifier: BSD-3-Clause
7
*/
8
9
#ifndef __RTE_DEVICE_H
10
#define __RTE_DEVICE_H
11
12
/* Driver name mapping. */
13
#define RTE_I2C0 1
14
#define RTE_I2C0_DMA_EN 0
15
#define RTE_I2C3 1
16
#define RTE_I2C3_DMA_EN 0
17
#define RTE_SPI0 1
18
#define RTE_SPI0_DMA_EN 0
19
#define RTE_USART0 1
20
#define RTE_USART0_DMA_EN 0
21
#define RTE_USART1 1
22
#define RTE_USART1_DMA_EN 0
23
24
/* UART configuration. */
25
#define USART_RX_BUFFER_LEN 64
26
#define USART0_RX_BUFFER_ENABLE 1
27
#define USART1_RX_BUFFER_ENABLE 1
28
29
#define RTE_USART0_DMA_TX_CH 0
30
#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Tx
31
#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
32
#define RTE_USART0_DMA_TX_DMA_BASE DMA0
33
#define RTE_USART0_DMA_RX_CH 1
34
#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Rx
35
#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
36
#define RTE_USART0_DMA_RX_DMA_BASE DMA0
37
38
#define RTE_USART1_DMA_TX_CH 0
39
#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Tx
40
#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
41
#define RTE_USART1_DMA_TX_DMA_BASE DMA0
42
#define RTE_USART1_DMA_RX_CH 1
43
#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART1Rx
44
#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
45
#define RTE_USART1_DMA_RX_DMA_BASE DMA0
46
47
/* I2C configuration. */
48
#define RTE_I2C0_DMA_TX_CH 0
49
#define RTE_I2C0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Tx
50
#define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX0
51
#define RTE_I2C0_DMA_TX_DMA_BASE DMA0
52
#define RTE_I2C0_DMA_RX_CH 1
53
#define RTE_I2C0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Rx
54
#define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX0
55
#define RTE_I2C0_DMA_RX_DMA_BASE DMA0
56
57
#define RTE_I2C3_DMA_TX_CH 0
58
#define RTE_I2C3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux1LPI2C3Tx
59
#define RTE_I2C3_DMA_TX_DMAMUX_BASE DMAMUX1
60
#define RTE_I2C3_DMA_TX_DMA_BASE DMA1
61
#define RTE_I2C3_DMA_RX_CH 1
62
#define RTE_I2C3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux1LPI2C3Rx
63
#define RTE_I2C3_DMA_RX_DMAMUX_BASE DMAMUX1
64
#define RTE_I2C3_DMA_RX_DMA_BASE DMA1
65
66
/* SPI configuration. */
67
#define RTE_SPI0_PCS_TO_SCK_DELAY 1000
68
#define RTE_SPI0_SCK_TO_PSC_DELAY 1000
69
#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000
70
#define RTE_SPI0_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs2)
71
#define RTE_SPI0_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs2)
72
#define RTE_SPI0_DMA_TX_CH 0
73
#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Tx
74
#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX0
75
#define RTE_SPI0_DMA_TX_DMA_BASE DMA0
76
#define RTE_SPI0_DMA_RX_CH 1
77
#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPSPI0Rx
78
#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX0
79
#define RTE_SPI0_DMA_RX_DMA_BASE DMA0
80
81
#endif
/* __RTE_DEVICE_H */
© Copyright 2016-2020 NXP. All Rights Reserved.
