



NXP Jun 26, 2025

# **Table of contents**

1	FRD	M-KE02Z40M 3
	1.1	Overview
	1.2	Getting Started with MCUXpresso SDK Package 3
		1.2.1 Getting Started with MCUXpresso SDK Package
	1.3	Getting Started with MCUXpresso SDK GitHub
		1.3.1 Getting Started with MCUXpresso SDK Repository 55
	1.4	Release Notes    68
		1.4.1       MCUXpresso SDK Release Notes       68
	1.5	ChangeLog
		1.5.1         MCUXpresso SDK Changelog         71
	1.6	Driver API Reference Manual
	1.7	Middleware Documentation
		1.7.1         FreeMASTER         95
2	MKF	97
-	2.1	ACMP: Analog Comparator Driver
	2.2	ADC: 12-bit Analog to Digital Converter Driver
	2.3	Clock Driver
	2.4	CRC: Cyclic Redundancy Check Driver 117
	2.5	FGPIO Driver
	2.6	FTMRx Flash Driver
	2.7	FTM: FlexTimer Driver
	2.8	GPIO: General-Purpose Input/Output Driver
	2.9	GPIO Driver
	2.10	I2C: Inter-Integrated Circuit Driver
		I2C Driver
		Irq
		IRQ: external interrupt (IRQ) module
		KBI: Keyboard interrupt Driver    182      Common Driver    182
		Common Driver183MCM: Miscellaneous Control Module195
		PIT: Periodic Interrupt Timer
		PORT Driver
		RTC: Real Time Clock
		SPI: Serial Peripheral Interface Driver
		SPI Driver
		TPM: Timer PWM Module
		UART: Universal Asynchronous Receiver/Transmitter Driver
	2.24	UART Driver
	2.25	WDOG8: 8-bit Watchdog Timer
~		
3		dleware 259
	3.1	Motor Control
		3.1.1 FreeMASTER
4	RTO	S 297
-		FreeRTOS

4.1.1	FreeRTOS kernel
4.1.2	FreeRTOS drivers
4.1.3	backoffalgorithm
4.1.4	corehttp
4.1.5	corejson
4.1.6	coremqtt
4.1.7	coremqtt-agent
	corepkcs11
4.1.9	freertos-plus-tcp

This documentation contains information specific to the frdmke02z40m board.

## **Chapter 1**

## FRDM-KE02Z40M

### 1.1 Overview

The Freedom-KE02Z40M is an ultra-low-cost development platform for Kinetis KE02 MCUs



MCU device and part on board is shown below:

- Device: MKE02Z4
- PartNumber: MKE02Z64VQH4

### 1.2 Getting Started with MCUXpresso SDK Package


#### 1.2.1 Getting Started with MCUXpresso SDK Package

#### **Overview**

The NXP MCUXpresso software and tools offer comprehensive development solutions designed to optimize, ease, and help accelerate embedded system development of applications based on general purpose, crossover, and Bluetooth-enabled MCUs from NXP. The MCUXpresso SDK includes a flexible set of peripheral drivers designed to speed up and simplify development of embedded applications. Along with the peripheral drivers, the MCUXpresso SDK provides an extensive and rich set of example applications covering everything from basic peripheral use case examples to full demo applications. The MCUXpresso SDK contains optional RTOS integrations such as FreeRTOS and Azure RTOS, and various other middleware to support rapid development.

For supported toolchain versions, see MCUXpresso SDK Release Notes (document MCUXSDKRN).

For more details about MCUXpresso SDK, see MCUXpresso Software Development Kit (SDK).



#### MCUXpresso SDK board support package folders

MCUXpresso SDK board support package provides example applications for NXP development and evaluation boards for Arm Cortex-M cores including Freedom, Tower System, and LPCXpresso boards. Board support packages are found inside the top-level boards folder and each supported board has its own folder (an MCUXpresso SDK package can support multiple boards). Within each <board\_name> folder, there are various subfolders to classify the type of examples it contains. These include (but are not limited to):

- cmsis\_driver\_examples: Simple applications intended to show how to use CMSIS drivers.
- demo\_apps: Full-featured applications that highlight key functionality and use cases of the target MCU. These applications typically use multiple MCU peripherals and may leverage stacks and middleware.
- driver\_examples: Simple applications that show how to use the MCUXpresso SDK's peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI conversion using DMA).
- emwin\_examples: Applications that use the emWin GUI widgets.
- rtos\_examples: Basic FreeRTOS OS examples that show the use of various RTOS objects (semaphores, queues, and so on) and interfaces with the MCUXpresso SDK's RTOS drivers
- usb\_examples: Applications that use the USB host/device/OTG stack.

**Example application structure** This section describes how the various types of example applications interact with the other components in the MCUXpresso SDK. To get a comprehensive understanding of all MCUXpresso SDK components and folder structure, see *MCUXpresso SDK API Reference Manual*.

Each <br/> <br/> <br/> sourd\_name> folder in the boards directory contains a comprehensive set of examples that are relevant to that specific piece of hardware. Although we use the <br/>hello\_world example (part of the <br/> demo\_apps folder), the same general rules apply to any type of example in the <br/> <br/> <br/> <br/> helden and source and another the same general rules apply to any type of example in the <br/> <br/> <br/> <br/> helden another the same general rules apply to any type of example in the <br/> <br/> <br/> <br/> the same general rules apply to any type of example in the <br/> <br/> <br/> <br/> <br/> the same general rules apply to any type of example in the <br/> <br/> <br/> <br/> <br/> <br/> <br/> <br/> <br/> the same general rules apply to any type of example in the <br/> <br/

In the hello\_world application folder you see the following contents:

armgcc		
📕 iar 🗧	_	Toolchain folders: project and linker files
📕 mdk		
🧧 board.c		Board macro definitions (LEDs, buttons, etc)
📓 board.h		board macro deminitions (LEDS, buttons, etc)
📓 clock_config.c 🖳		Anglianting and sign along and sugging the
📓 clock_config.h 🚽		Application-specific clock configuration
hello_world.bin —	-	Pre-compiled application
📓 hello_world.c 🛛 —	-	Application main source file
🔀 hello_world.mex —	-	Application-specific MCUXpresso Config Tool configuration
hello_world.xml —	-	Project definition file for MCUXpresso IDE and PG
📓 pin_mux.c		Application-specific pin configuration
📓 pin_mux.h	5	Application-specific pin configuration
📄 readme.txt 🛛 —	-	Description and instructions for running

All files in the application folder are specific to that example, so it is easy to copy and paste an existing example to start developing a custom application based on a project provided in the MCUXpresso SDK.

**Locating example application source files** When opening an example application in any of the supported IDEs, various source files are referenced. The MCUXpresso SDK devices folder is the central component to all example applications. It means that the examples reference the same source files and, if one of these files is modified, it could potentially impact the behavior of other examples.

The main areas of the MCUXpresso SDK tree used in all example applications are:

- $\rm devices/<device\_name>:$  The device's CMSIS header file, MCUX presso SDK feature file, and a few other files
- devices/<device\_name>/cmsis\_drivers: All the CMSIS drivers for your specific MCU
- devices/<device\_name>/drivers: All of the peripheral drivers for your specific MCU
- $devices/<device_name>/<tool_name>:$  Toolchain-specific startup code, including vector table definitions
- $\rm devices/<device\_name>/utilities:$  Items such as the debug console that are used by many of the example applications
- devices/<devices\_name>/project: Project template used in CMSIS PACK new project creation

For examples containing middleware/stacks or an RTOS, there are references to the appropriate source code. Middleware source files are located in the middleware folder and RTOSes are in the rtos folder. The core files of each of these are shared, so modifying one could have potential impacts on other projects that depend on that file.

#### Run a demo using MCUXpresso IDE

**Note:** Ensure that the MCUXpresso IDE toolchain is included when generating the MCUXpresso SDK package.


This section describes the steps required to configure MCUXpresso IDE to build, run, and debug example applications. The  $hello\_world$  demo application targeted for the hardware platform is

used as an example, though these steps can be applied to any example application in the MCUX-presso SDK.

**Select the workspace location** Every time MCUXpresso IDE launches, it prompts the user to select a workspace location. MCUXpresso IDE is built on top of Eclipse which uses workspace to store information about its current configuration, and in some use cases, source files for the projects are in the workspace. The location of the workspace can be anywhere, but it is recommended that the workspace be located outside the MCUXpresso SDK tree.

**Build an example application** To build an example application, follow these steps.

1. Drag and drop the SDK zip file into the **Installed SDKs** view to install an SDK. In the window that appears, click **OK** and wait until the import has finished.



2. On the Quickstart Panel, click Import SDK example(s)....

🙂 Quickstart Panel 🔤 Global Variables 💷 Variables 🗣 Breakpoints 🗄 Outline	- 0
MCUXpresso IDE - Quickstart Panel No project selected	
<ul> <li>Create or import a project</li> </ul>	
New project  New project  Import SDK example(s)  Import project(s) from file system	
* Build your project	
Second Se	
* Debug your project	🗙 🔻 🔛 🗶 🗶
Debug * Terminate, Build and Debug	
* Miscellaneous	
<ul> <li>Edit project settings</li> <li>Quick Settings&gt;&gt;</li> <li>Export project(s) to archive (zip)</li> <li>Export project(s) and references to archive (zip)</li> <li>Build all projects []</li> </ul>	

- 3. Expand the  $\operatorname{demo\_apps}$  folder and select  $\operatorname{hello\_world.}$
- 4. Click Next.

SDK Import Wizard		_ <b>D</b> X
The source from the SDK will be copied into the workspace. If you want to use linked files, please unzip the 'SDK_2.x_FRDM-K64F' SDK.	N	
Import projects		
Project name prefix frdmk64f_		æ
Vse <u>d</u> efault location		
Location: C:\Users\b59906\Documents\MCUXpressoIDE_10.0.0_299_beta\workspace\frdmk64f_		B <u>r</u> owse
Project Type	Project Options	
O C Project ○ C++ Project ○ C Static Library ○ C++ Static Library	Copy sources	
Examples	2 🖉	🙀 🕀 🖂
		=
Name	Version	<u>^</u>
<ul> <li>cmsis_driver_examples</li> <li>demo_apps</li> <li>demo_apps</li> <li>mbedtls</li> <li>mbedtls</li> <li>wolfsqa</li> <li>wolfsil</li> <li>adcl6_low_power</li> <li>bubble</li> <li>dac_adc</li> <li>ecompass</li> <li>ftm_updb_adcl6</li> <li>ftm_quad_decoder</li> <li>hello_world</li> <li>power_manager</li> <li>power_mode_switch</li> <li>tc_func</li> <li>shell</li> </ul>		E
? < <u>B</u> ack N	ext > <u>F</u> inish	Cancel

5. Ensure **Redlib:** Use floating-point version of printf is selected if the example prints floating-point numbers on the terminalfor demo applications such as adc\_basic, adc\_burst, adc\_dma, and adc\_interrupt. Otherwise, it is not necessary to select this option. Then, click **Finish**.

**Run an example application** For more information on debug probe support in the MCUX-presso IDE, see community.nxp.com.

To download and run the application, perform the following steps:

- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debugger*.
- 2. Connect the development platform to your PC via a USB cable.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*. Configure the terminal with these settings:
  - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
  - 2. No parity

3. 8 data bits

Category:	Configuration	×
<ul> <li>Session</li> <li>Logg</li> <li>Termina</li> <li>Keyb</li> <li>Bell</li> <li>Feato</li> <li>Window</li> </ul>	ing I oard ures varance viour slation stion urs tion	Basic options for your PuTTY session   Specify the destination you want to connect to   Serial line Speed   COM4 115200   Connection type: Raw   Raw Telnet   Raw Telnet   Raw Telnet   Saved Sessions     Default Settings   Load   Save   Delete     Close window on exit:   Always   Never   Only on clean exit
4. 1 stop bit	ıt	Open Cancel

- 4. On the **Quickstart Panel**, click **Debug** to launch the debug session.
- 5. The first time you debug a project, the **Debug Emulator Selection** dialog is displayed, showing all supported probes that are attached to your computer. Select the probe through which you want to debug and click **OK**. (For any future debug sessions, the stored probe selection is automatically used, unless the probe cannot be found.)

X P	robes discovered			-				
	nect to target: MK64FN1M probe found. Select the probe							
Av	Available attached probes							
	Name	Serial number/ID	Туре	Manu	IDE Debug Mode			
	USB1 - OpenSDA (7A790E49	7A790E49	USB1	P&E Mi	All-Stop			
Su	pported Probes (tick/untick to MCUXpresso IDE LinkServer (	-	oher					
		(inc. civibib-DAF) pi	obes					
	SEGGER J-Link probes							
Pro	obe search options							
_	earch again							
<b>V</b> R	emember my selection (for th	is Launch configura	tion)					
?				ОК	Cancel			

- 6. The application is downloaded to the target and automatically runs to main().
- 7. Start the application by clicking **Resume**.



The hello\_world application is now running and a banner is displayed on the terminal. If not, check your terminal settings and connections.




**Build a multicore example application** This section describes the steps required to configure MCUXpresso IDE to build, run, and debug multicore example applications. The following steps can be applied to any multicore example application in the MCUXpresso SDK. Here, the dual-core version of hello\_world example application targeted for the LPCXpresso54114 hardware platform is used as an example.

- 1. Multicore examples are imported into the workspace in a similar way as single core applications, explained in **Build an example application**. When the SDK zip package for LPCXpresso54114 is installed and available in the **Installed SDKs** view, click **Import SDK example(s)**... on the Quickstart Panel. In the window that appears, expand the LPCxx folder and select LPC54114J256. Then, select lpcxpresso54114 and click Next.
- 2. Expand the multicore\_examples/hello\_world folder and select **cm4**. The cm0plus counterpart project is automatically imported with the cm4 project, because the multicore examples are linked together and there is no need to select it explicitly. Click **Finish**.

Import projects			
oject name prefix: frdmk32l3a6		Reproject name suffix:	
Use default location			
cation: C:\Users\nxa12829\Documents\MCUXpressolE	DE_11.0.1_2530_alpha\works	pace\frdmk32l3a6	Brov
roject Type		Project Options	
C Project C++ Project C Static Library C++	- Static Library	SDK Debug Console O Semihost O UART Copy sources Import other files	Example default
amples			🔤   🖉 🗟 🙀
rpe to filter			
□ = erpc_matrix_multiply_mu_rtos_cm0plus         □ = erpc_matrix_multiply_mu_rtos_cm4 : Linked to         □ = erpc_matrix_multiply_rpmsg_cm0plus         □ = erpc_matrix_multiply_rpmsg_cm4 : Linked to         □ = erpc_matrix_multiply_rpmsg_rtos_cm0plus	pc_matrix_m The Multicore e The Multicore e to: erpc_matr The Multicore e The Multicore e enc_matrix The Multicore e The Multicore e The Multicore F	RPC Matrix Multiply project is a simple demonstratic RPC Matrix Multiply project is a simple demonstratic RPC Matrix Multiply RTOS project is a simple demon RPC Matrix Multiply RTOS project is a simple demon RPC Matrix Multiply RTOS project is a simple demonstratic RPC Matrix Multiply RTOS project is a simple demonstratic BPC Matrix Multiply RTOS project is a simple demonstrate lello World demo application demonstrates how to statice and the simple and	n program that stration progra n program that n program that stration progra stration progra set up projects f
□ = multicore manager cm0plus		Aanager example application demonstrates advanced	

3. Now, two projects should be imported into the workspace. To start building the multicore application, highlight the lpcxpresso54114\_multicore\_examples\_hello\_world\_cm4 project (multicore master project) in the Project Explorer. Then choose the appropriate build target, **Debug** or **Release**, by clicking the downward facing arrow next to the hammer icon, as shown in the figure. For this example, select **Debug**.




The project starts building after the build target is selected. Because of the project reference settings in multicore projects, triggering the build of the primary core application (cm4) also causes the referenced auxiliary core application (cm0plus) to build.

**Note:** When the **Release** build is requested, it is necessary to change the build configuration of both the primary and auxiliary core application projects first. To do this, select both projects in the Project Explorer view and then right click which displays the context-sensitive menu. Select **Build Configurations** -> **Set Active** -> **Release**. This alternate navigation using the menu item is **Project** -> **Build Configuration** -> **Set Active** -> **Release**. After switching to the **Release** build configuration, the build of the multicore example can be started by triggering the primary core application (cm4) build.

-		lop - Welcome page - MCL		) 	
<u>F</u> ile <u>E</u> dit	<u>N</u> avigat	e Se <u>a</u> rch <u>P</u> roject <u>R</u> un	FreeRTOS <u>W</u> indow	<u>H</u> elp	
📬 🗕 📙 (	6	- 4 - 2 - 4		2 🗟 🕱 🕪 🗓	🖷 R. R. R. & P 📕 🔅 🗸 🖓 🕇
陷 Project E	xplorer	🛿 🛃 Peripherals+ 🔐 F	Registers 🛛 🖾 Symbol Vi	iewer 🗖 🗖	S Welcome S
				트 🔄 🔻	
		114_multicore_examples_he			
Ipcx	presso54	114_multicore_examples_he			
		New	*		
		Go Into			
		Сору	Ctrl+C		
	B	Paste	Ctrl+V		
	×	Delete	Delete		
		Source	+		
		Move			
		Rename	F2		
	2	Import			
	2	Export			
		Build Project			
		Clean Project			
		Refresh	F5		
		Close Project			
		Close Unrelated Projects			
		Build Configurations	•	Set Active	1 Debug (Debug build)
		Build Targets	•	Manage	✓ 2 Release (Release build)
		Index	•	Build All	
		Run As	•	Clean All	
		Debug As	۱.	Build Selected	
		Profile As	+ T		


**Run a multicore example application** The primary core debugger handles flashing of both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform all steps as described in **Run an example application**. These steps are common for both single-core applications and the primary side of dual-core applications, ensuring both sides of the multicore application are properly loaded and started. However, there is one additional dialogue that is specific to multicore examples which requires selecting the target core. See the following figures as reference.



	bes							
Name LPC-LINK2 CMSIS-DAP V5	Serial number/I .134 A00000002		Manufa NXP Semi	IDE Debug Mode Non-Stop				
upported Probes (tick/untick t	to enable/disable)							
MCUXpresso IDE LinkServe	r (inc. CMSIS-DAP) probe	2S						
P&E Micro probes								
SEGGER J-Link probes								
SEGGERY EIN PIODES								
Probe search options								
Search again	this Launch configuratior	))						
Search again	this Launch configuratior	n)						
robe search options Search again Remember my selection (for t	this Launch configuratior	n)	OK	Cance				
Search again Remember my selection (for t	this Launch configuratior	n)	ОК	Cance				
Search again Remember my selection (for t	this Launch configuration	n)	ОК	Cance				
Search again Remember my selection (for t	this Launch configuratior	n)	OK					
Gearch again	this Launch configuratior	n)	OK					
Remember my selection (for t	ected.		OK					
Gearch again	ected.		OK					
Search again Remember my selection (for t <b>)</b> <b>/D Configuration</b> 2 available SWD Devices determined	ected.	incompatible!	OK					
Remember my selection (for t <b>Configuration</b> 2 available SWD Devices detern Target 'Cortex-M4' has been	ected. a selected, but it may be TAP Id Deta	incompatible!	OK					

X wo	orkspace - Develop - Ipcxpresso54114_multicore_examples_hello_world_cm4/source/hello_world_core0.c - MCUXpresso IDE
<u>F</u> ile	<u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un FreeRTOS <u>W</u> indow <u>H</u> elp
	- 🛛 🕲 - 🍕 - 📓 - 🍬   🕨 🗉 🖷 M Z. 👁 .r.   🗮 沈 🌆 🖬 🖷 Z. 🗞 .r.   🏹 - 🏹 - 🍕 -
	∦p Debug ⊠
	<ul> <li>Ipcxpresso54114_multicore_examples_hello_world_cm4 Debug [C/C++ (NXP Semiconductors) MCU Application]</li> <li>Ipcxpresso54114_multicore_examples_hello_world_cm4.axf [LPC54114J256 (cortex-m0plus)]</li> <li>IPC Thread #1 1 (Stopped) (Suspended : Breakpoint)</li> <li>main() at hello_world_core0.c:85 0x98a</li> <li>arm-none-eabi-gdb (7.12.0.20161204)</li> </ul>
8 ()	Rehello_world_core0.c 🔀
(×)=	68 {
(x)=	69 uint32_t core1_image_size;
•	<pre>70 #if defined(CC_ARM) 71 core1 image_size = (uint32 t)&amp;Image\$\$CORE1 REGION\$\$Length;</pre>
	72 #elif defined(ICCARM)
<u> </u>	73 #pragma section = "_sec_core"
	<pre>74 core1_image_size = (uint32_t)section_end("sec_core") - (uint32_t)&amp;core1_image_start; 75 #endif</pre>
	76 return core1_image_size;
	77 } 78 #endif
	79⊕ /*!
	80 * @brief Main function 81 */
	81 */ 82⊖int main(void)
	83 {
	<pre>84 /* Define the init structure for the switches*/ 9 85 gpio pin config t sw config = {kGPIO DigitalInput, 0};</pre>
	86
	87 /* Init board hardware.*/
	<pre>88 /* attach 12 MHz clock to FLEXCOMM0 (debug console) */ 89 CLOCK_AttachClk(kFR012M_to_FLEXCOMM0);</pre>
	90
	91 BOARD_InitPins_Core0();
	92 BOARD_BootClockFROHF48M(); 93 BOARD InitDebugConsole();
	94
	95 /* Init switches */
	96 GPIO_PinInit(BOARD_SW1_GPIO, BOARD_SW1_GPIO_PORT, BOARD_SW1_GPIO_PIN, &sw_config); 97 GPIO PinInit(BOARD SW2 GPIO, BOARD SW2 GPIO PORT, BOARD SW2 GPIO PIN, &sw config);

After clicking the "Resume All Debug sessions" button, the hello\_world multicore application runs and a banner is displayed on the terminal. If this is not the case, check your terminal settings and connections.




An LED controlled by the auxiliary core starts flashing, indicating that the auxiliary core has been released from the reset and running correctly. It is also possible to debug both sides of the multicore application in parallel. After creating the debug session for the primary core, perform same steps also for the auxiliary core application. Highlight the lpcxpresso54114\_multicore\_examples\_hello\_world\_cm0plus project (multicore slave project) in the Project Explorer. On the Quickstart Panel, click "Debug 'lpcx-presso54114\_multicore\_examples\_hello\_world\_cm0plus' [Debug]" to launch the second debug

#### session.

🔱 Quickstart Pa 🔯 Global Varia 🔅 Variables 🍨 Breakpo	oints 🗄 Outline	- 0	(	Fur
MCUXpresso IDE - Quickstart Panel Project: lpcxpresso54114_hello_world_cm0plus [Debug	]	^	闭 Installed SDKs 🔲 Properties 🛛 🖻 Co Property	nsole
- Create or import a project				
<ul> <li>New project</li> <li>Import SDK example(s)</li> <li>Import project(s) from file system</li> </ul>				
→ Build your project				
Suild Clean				
✓ Debug your project	🗙 👻 🔛 🗶 🚼	-		
Debug 🎋 Debug 🎋 Terminate, Build and Debug	X Attach to	a running	erver probes (CTRL+SHIFT+L) g target using LinkServer (CTRL+ALT+L) ig LinkServer	
★ Miscellaneous	🛛 🛛 Erase flas	n using Lii	inkServer	


X wo	orkspace - Develop - Ipcxpresso54114_multicore_examples_hello_world_cm4/source/hello_world_core0.c - MCUXpresso IDE
<u>F</u> ile	<u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un FreeRTOS <u>W</u> indow <u>H</u> elp
	▼ 🖩 🕼   🥸 ▼ 🗞 ▼ 📾   🔌   🕨 00 🔳 🖉 🌫 🕾 🕼   🗟 🖄   🐘 00 🖷 🧟 🗞 🐼   🖗 ▼ 🔘 ▼
	to Debug 🖾
	Ipcxpresso54114_multicore_examples_hello_world_cm4 Debug [C/C++ (NXP Semiconductors) MCU Application]
R	Ipcxpresso54114_multicore_examples_hello_world_cm4.axf [LPC54114J256 (cortex-m0plus)]
1010	Thread #1 1 (Stopped) (Suspended : Breakpoint)
8101 *	main() at hello_world_core0.c:85 0x98a arm-none-eabi-gdb (7.12.0.20161204)
	arm-none-eabi-gdb (7.12.0.20101204) Ipcxpresso54114_multicore_examples_hello_world_cm0plus Debug [C/C++ (NXP Semiconductors) MCU Application]
8	Ipcxpresso54114_multicore_examples_hello_world_cm0plus.axf [LPC54114J256 (cortex-m0plus)]
ė	Thread #1 1 (Stopped) (Suspended : Signal : SIGSTOP:Stopped (signal))
(×)=	0x1ec
(x)=	signal handler called>() at 0xffffff9
°0	🔎 arm-none-eabi-gdb (7.12.0.20161204)
8	
	le hello_world_core0.c ⊠
	68 {
	69 uint32_t core1_image_size;
	<pre>70 #if defined(CC_ARM) 71 core1 image size = (uint32 t)&amp;Image\$\$CORE1 REGION\$\$Length;</pre>
	72 #elif defined(_ICCARM_)
	<pre>73 #pragma section = "sec_core" 74 core1_image_size = (uint32_t)section_end("sec_core") - (uint32_t)&amp;core1_image_start;</pre>
	75 #endif
	76 return core1_image_size;
	77 } 78 #endif
	79@ /*!
	80 * @brief Main function 81 */
	829 int main(void)
	83 {
	<pre>84 /* Define the init structure for the switches*/ \$ 85 gpio_pin_config_t_sw_config = {kGPIO_DigitalInput, 0}; </pre>
	86
	87 /* Init board hardware.*/
	<pre>88 /* attach 12 MHz clock to FLEXCOMM0 (debug console) */ 89 CLOCK AttachClk(kFR012M to FLEXCOMM0);</pre>
	90
	91 BOARD_InitPins_Core0(); 92 BOARD BootClockFROHF48M();
	93 BOARD_InitDebugConsole();
	94 95 (* Tait pritate * (
	95 /* Init switches */ 96 GPIO PinInit(BOARD SW1 GPIO, BOARD SW1 GPIO PORT, BOARD SW1 GPIO PIN, &sw config);
	97 GPI0_PinInit(BOARD_SW2_GPI0, BOARD_SW2_GPI0_PORT, BOARD_SW2_GPI0_PIN, &sw_config);
	98

Now, the two debug sessions should be opened, and the debug controls can be used for both debug sessions depending on the debug session selection. Keep the primary core debug session selected by clicking the "Resume" button. The hello\_world multicore application then starts running. The primary core application starts the auxiliary core application during runtime, and the auxiliary core application stops at the beginning of the main() function. The debug session of the auxiliary core application is highlighted. After clicking the "Resume" button, it is applied to the auxiliary core debug session. Therefore, the auxiliary core application continues its execution.



At this point, it is possible to suspend and resume individual cores independently. It is also possible to make synchronous suspension and resumption of both the cores. This is done either by selecting both opened debug sessions (multiple selections) and clicking the "Suspend" / "Resume" control button, or just using the "Suspend All Debug sessions" and the "Resume All Debug sessions" buttons.

Xw	vorkspace - Develop - Ipcxpresso54114_multicore_examples_hello_world_cm0plus/source/hello_world_core1.c - MCUXpresso IDE
<u>F</u> ile	<u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un FreeRTOS <u>W</u> indow <u>H</u> elp
	- 🔚 🐚   🕸 - ≪ - 📾 i × 💶 = № 2. つ .c   ≂ .z   🖦 🖷 🖦 👁 .c i & j / j i & - >
 8	🎋 Debug 🔀
6	Ipcxpresso54114_multicore_examples_hello_world_cm4 Debug [C/C++ (NXP Semiconductors) MCU Application]
	a 🔐 lpcxpresso54114_multicore_examples_hello_world_cm4.axf [LPC54114J256 (cortex-m0plus)]
	Thread #1 1 (Stopped) (Running)
1010	arm-none-eabi-gdb (7.12.0.20161204)
٤.,	Ipcxpresso54114_multicore_examples_hello_world_cm0plus Debug [C/C++ (NXP Semiconductors) MCU Application]
8	Thread #1 1 (Stopped) (Running) arm-none-eabi-gdb (7.12.0.20161204)
Q	ann-hone-eabi-gdb (7.12.0.20101204)
(×)=	
(x)=	
•	
₽	
	D halls would accel a D fol weillaw h
	c hello_world_core0.c h fsl_mailbox.h c hello_world_core1.c 🛛 c 0x190
	59asm("NOP"); /* delay */
	60 }
	61 } 62
	63⊖ /*!
	64 * @brief Main function
	65 */ 66⊖ int main(void)
	67 {
	68 uint32_t startupData, i;
	69 70 /* Define the init structure for the output LED pin*/
	71 gpio pin config t led config = {
	72 kGPIO_DigitalOutput, 0,
	73 };
	74 75 /* Initialize MCMGR before calling its API */
	76 MCMGR_Init();
	77
	78 /* Get the startup data */ 79 MCMGR GetStartupData( <i>kMCMGR Core1</i> , &startupData):
	<pre>79 MCMGR_GetStartupData(kMCMGR_Core1, &amp;startupData); 80</pre>
	81 /* Make a <u>noticable</u> delay after the reset */
	82 /* Use startup parameter from the master core */
	83 for (i = 0; i < startupData; i++)
	84 delay();



**Build a TrustZone example application** This section describes the steps required to configure MCUXpresso IDE to build, run, and debug TrustZone example applications. The TrustZone version of the hello\_world example application targeted for the MIMXRT595-EVK hardware platform is used as an example, though these steps can be applied to any TrustZone example application in the MCUXpresso SDK.

- 1. TrustZone examples are imported into the workspace in a similar way as single core applications. When the SDK zip package for MIMXRT595-EVK is installed and available in the **Installed SDKs** view, click **Import SDK example(s)**... on the Quickstart Panel. In the window that appears, expand the **MIMXRT500** folder and select **MIMXRT595S**. Then, select **evkmimxrt595** and click **Next**.
- 2. Expand the trustzone\_examples/ folder and select hello\_world\_s. Because TrustZone examples are linked together, the non-secure project is automatically imported with the secure project, and there is no need to select it explicitly. Then, click **Finish**.

SDK Import Wizard The source from the SDK will be copied into the workspace. If you want to use linked files, please unzip the 'SDK_2.x_board_EVK-N	/IMXRT595' SDK. The advanced	options page is disabled when either more th	an one project has	Pe
Import projects				
Project name prefix evkmimxrt595	<i>i</i>	Project name suffix		<i>B</i>
✓ Use default location				
ocation: C:\Users\nxa13435\Documents\MCUXpressolDE_11.0.1_256	53\workspace\evkmimxrt595			Browse
Project Type		Project Options		
○ C Project ○ C++ Project ○ C Static Library ○ C++ Static Lib	brary	SDK Debug Console () Semihost ()	UART O Example default	
		Import other files	NIG	
			<u>ès</u>   <i>i</i>	2 🛛 💥   🕀 🖻
Examples  type to filter  Name  S Group Structure Struct	The Hello World den The Secure Faults de The Secure Faults de The Secure GPIO der		new SDK build environments new SDK build environments ferent secure faults. This appli ferent secure faults. This appli GPIO peripheral and GPIO mas	ersion

3. Now, two projects should be imported into the workspace. To start building the TrustZone application, highlight the evkmimxrt595\_hello\_world\_s project (TrustZone master project) in the Project Explorer. Then, choose the appropriate build target, **Debug** or **Release**, by clicking the downward facing arrow next to the hammer icon, as shown in following figure. For this example, select the **Debug** target.

-	earch Project ConfigTools Ru	
🔁 • 🗑 🔞 🗑 • 🧉	🗞 🕶 🔜 💝 😂 🔹 🖷 📘	×
Project Expl 🛛 🚦	<ul> <li>1 Debug (Debug build)</li> <li>2 Release (Release build)</li> </ul>	
> 🕰 evkmimxrt595_hell > 🕰 evkmimxrt595_hell		

The project starts building after the build target is selected. It is requested to build the application for the secure project first, because the non-secure project must know the secure project since CMSE library when running the linker. It is not possible to finish the non-secure project linker when the secure project since CMSE library is not ready.

**Note:** When the **Release** build is requested, it is necessary to change the build configuration of both the secure and non-secure application projects first. To do this, select both projects in the Project Explorer view by clicking to select the first project, then using shift-click or control-click to select the second project. Right click in the Project Explorer view to display the context-sensitive menu and select **Build Configurations** > **Set Active** > **Release**. This is also possible by using the menu item of **Project** > **Build Configuration** >**Set Active** > **Release**. After switching to the **Release** build configuration. Build the application for the secure project first.

X workspace - Welcor File Edit Navigate		ige - MCUXpresso IDE rch Project ConfigTo	ols Run Analysis	Fre	eRTOS Window	Help			
📑 = 🛛 🕞 😸 ·	- «	- 🗟 💛 🗠 -			N 3. 9. R	₹.	रू   व		1
ြဲ Project Expl 🕅	묾	Peripherals + 1010 Registe	rs 💠 Faults 🛛 🖓		Selcome Selection → Select				
			🗄 🍫   🔳 🗸	$\bigtriangledown$	(	· ▼ fi	ile:///0	C:/nxp/MCUXpressolDE_11.0.1_2	563/ide
> 😂 evkmimxrt595_F > 😂 evkmimxrt595_	hello	World_ns_Chebua>	>	1					
2 EAKUIIIIIIIIIIIIII		Go Into		ι.				MCUXpres	so
		Show in Local Terminal	>	1					
				1				>_ <b>∧</b> 0	
		Copy Paste	Ctrl+C Ctrl+V	ι.				°O	
	×	Delete	Delete	ι.					
		Source	>	ι.					
		Move		ι.				© 2017-2019 NDP B.M.	
		Rename	F2	ι.					-
	è	Import							Weld
	പ്പ	Export		ι.				MCUXpresso IDE provides a	
		Build Projects						Cortex®-M cores, including L compiling, and debugging fea	tures w
		Clean Project		ι.				debugging, and integrated co Documentation	nfigura
	\$	Refresh	F5	ι.				For information on how to get	starter
		Close Projects		ι.				please consult the supplied N * Help -> MCUXpresso IDE	ICUXpr
		Close Unrelated Project							
		Build Configurations	>		Set Active	>	~	1 Debug (Debug build)	pro
		Build Targets Index	>		Manage		-	2 Release (Release build)	ientatio
	_				Build All			Help us improve MCUXpresso	IDE
	•	Run As Debug As	>		Clean All Build Selected			MCUXpresso IDE can send a	nonym
() Quickstart Panel §	1	Profile As	>	D		c 🗖	Prope	rties 🔐 Problems 📮 Consol	
		Tronic As		-	The instance SDK	- L	riope		< ~ ~

**Run a TrustZone example application** To download and run the application, perform all steps as described in **Run an example application**. These steps are common for single core, and TrustZone applications, ensuring <br/>
<br/>
board\_name>\_hello\_world\_s is selected for debugging.

In the Quickstart Panel, click **Debug** to launch the second debug session.

🔀 workspace - evkmimxrt595_hello_world_s/sou	rce/hello_world_s.c - MCUXpresso IDE			– 🗆 ×
<u>File Edit Source Refactor Navigate Searce</u>				
	) • 📮 🔌 🕪 💷 🖷 🕺 🌫 👁 . e	:  🔫 🗷   🐌 🖽 🖷 🌫 🗞 🕼 ! (	🖻 🕈 🖑 🎜 💺 🎋	🌣 + 🖸 + 9 <mark>4</mark> + 129 🔗 + 1.2/ 📴 🗐 11
⋬╺┦╾ѷҾ╺♀♀				Quick Access 🔛 🔀 🔆
🔁 P 🙁 🔀 P 🕮 R 🚸 F 🖓 🗖	🎋 Debug 🔀		🍇 i i 🖓 🖓 🗖	📴 Outline 💥 🕪= Global Variables 🛛 🗖 🗖
□       32       III       III       IIII       IIIII       IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	V IS evkmimxrt595_hello_world_s LinkServ     R evkmimxrt595_hello_world_s.axf [N     P Thread # 11 (Surpended - Break	/IIMXRT595S (cortex-m33)]	~	E L <sup>A</sup> <sub>Z</sub>
> Project Settings	Welcome C hello_world.c	0x1c04a 💽 hello_world_s.c 🔀	- 0	arm_cmse.h
> ∰ Binaries > ∭ Includes > 26 CMSIS > 26 board > 26 device > 26 drivers > 26 drivers > 26 drish_config > 26 libs	<pre>51 * @brief Main function 52 */ 53@int main(void) 54 { 55 funcptr_ns ResetHandler_1 56 /* Init board hardware. 58 BOARD_InitPins(); 59 BOARD_InitPins(); 60 BOARD_InitPins(); 60 BOARD_InitPins(); 61 BOARD_INITPINS()</pre>	*/		<pre>board.h veneer_table.h trm_config.h pin_mux.h dock_config.h NON_SECURE_START funcptr_ns:void(*)(void) SysteminitHook(void):void main(void):int</pre>
V @ source V @ hallo wordd r r V Quic ⊗ (x)= Vari • ⊕ Bre □ □ MCUXpresso IDE - Quicks	61 62 PRINTF("Hello from secure 63 /* Set non-secure main st 64 /* Set non-secure vector 66 /* Set non-secure vector 67 /* Set non-secure vector	tack (MSP_NS) */ 2_t *)(NON_SECURE_START)));	· · · · · · · · · · · · · · · · · · ·	
Project: evkmimxrt595_hello_world_s	🕅 Installe 🔲 Properti 🖹 Problems	📮 Console 🔀 🍠 Terminal  🗟 Imag	je I 🔛 Debugg 🖳 🗖	🚺 Memory 💥 🗱 Heap and Stack Usage 🛛 🗖 🗖
Create or import a project     New project     Minport SDK example(s)     Import project(s) from file system	evkmimxrt595_hello_world_s LinkServer Debu [MCUXpresso Semihosting Telnet cor	g [C/C++ (NXP Semiconductors) MCU A		
Build your project				
Suild Clean				
✓ Debug your project				
< · · · · · · · · · · · · · · · · · · ·	<		>	
	Writable Sma	rt Insert 25 : 8		U NXP MIMXRT5955* (evkmimxrworld_s)

Now, the TrustZone sessions should be opened. Click **Resume**. The hello\_world TrustZone application then starts running, and the secure application starts the non-secure application during runtime.

#### Run a demo application using IAR

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK.

**Note:** IAR Embedded Workbench for Arm version 8.32.3 is used in the following example, and the IAR toolchain should correspond to the latest supported version, as described in the *MCUX*-*presso SDK Release Notes*.

**Build an example application** Do the following steps to build the hello\_world example application.


1. Open the desired demo application workspace. Most example application workspace files can be located using the following path:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>/<\!\!example\_type\!>/<\!\!application\_name\!>/iar$ 

Other example applications may have additional folders in their path.

2. Select the desired build target from the drop-down menu.

For this example, select **hello\_world** – **debug**.



3. To build the demo application, click **Make**, highlighted in red in following figure.

🗄 🗅 🖻 🕋 🚔 🕹 🖒	5	G
Workspace	-	<b>φ</b> ×
Debug		•
Files	•	•
🖻 🌒 hello_world - Debug	¥	
⊨ 🖶 🛋 board		•
— ⊞ 🛋 doc		
├–⊞ 🛋 drivers		•
⊨ 🖬 🛋 source		•
⊨ 🖬 🖬 startup		•
🗕 🕀 💼 utilities		•
🖵 🖬 🛑 Output		

4. The build completes without errors.

**Run an example application** To download and run the application, perform these steps:


- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debugger*.
- 2. Connect the development platform to your PC via USB cable.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug COM port (to determine the COM port number, see *How to determine COM port*). Configure the terminal with these settings:
  - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in the board.h file)
  - 2. No parity
  - 3. 8 data bits

E Session	Basic options for your PuTTY session
<ul> <li>Session</li> <li>Logging</li> <li>Terminal</li> <li>Keyboard</li> <li>Bell</li> <li>Features</li> <li>Window</li> <li>Appearance</li> <li>Behaviour</li> <li>Translation</li> <li>Selection</li> <li>Colours</li> <li>Connection</li> <li>Data</li> <li>Proxy</li> <li>Telnet</li> <li>Rlogin</li> <li>SSH</li> <li>Serial</li> </ul>	Specify the destination you want to connect to Serial line Speed COM4 115200 Connection type: Raw Telnet Rlogin SSH Serial Load, save or delete a stored session Saved Sessions Default Settings Load Save Delete Close window on exit: Always Never ODly on clean exit

4. In IAR, click the **Download and Debug** button to download the application to the target.




5. The application is then downloaded to the target and automatically runs to the  $\mathrm{main}()$  function.



6. Run the code by clicking the **Go** button.



7. The hello\_world application is now running and a banner is displayed on the terminal. If it does not appear, check your terminal settings and connections.



**Build a multicore example application** This section describes the steps to build and run a dual-core application. The demo applications workspace files are located in this folder:

 $<\!\!install\_dir>\!/boards/<\!\!board\_name>/multicore\_examples/<\!\!application\_name>/<\!\!core\_type>/iar$ 

Begin with a simple dual-core version of the Hello World application. The multicore Hello World IAR workspaces are located in this folder:

 $<\!\!install\_dir>\!/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm0plus/iar/hello\_world\_cm0plus. \\ \hookrightarrow\!eww$ 

 $<\!install\_dir\!>\!/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm4/iar/hello\_world\_cm4.eww$ 

Build both applications separately by clicking the **Make** button. Build the application for the auxiliary core (cm0plus) first, because the primary core application project (cm4) must know the auxiliary core application binary when running the linker. It is not possible to finish the primary core linker when the auxiliary core application binary is not ready.


**Run a multicore example application** The primary core debugger handles flashing both primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 - 4 as described in **Run an example application**. These steps are common for both single core and dual-core applications in IAR.

After clicking the "Download and Debug" button, the auxiliary core project is opened in the separate EWARM instance. Both the primary and auxiliary images are loaded into the device flash memory and the primary core application is executed. It stops at the default C language entry point in the \*main()\*function.

Run both cores by clicking the "Start all cores" button to start the multicore application.



During the primary core code execution, the auxiliary core is released from the reset. The hello\_world multicore application is now running and a banner is displayed on the terminal. If this does not appear, check the terminal settings and connections.



An LED controlled by the auxiliary core starts flashing, indicating that the auxiliary core has been released from the reset and is running correctly. When both cores are running, use the "Stop all cores", and "Start all cores" control buttons to stop or run both cores simultaneously.

0: 🐟 🔻 1: 📦 👻 🚅 💕

**Build a TrustZone example application** This section describes the particular steps that must be done in order to build and run a TrustZone application. The demo applications workspace files are located in this folder:

 $<\!\!install\_dir>/boards/<\!board\_name>/trustzone\_examples/<\!application\_name>/[<\!core\_type>]/iar/ \rightarrow<\!application\_name>\_ns/iar$ 

 $<\!\!install\_dir>/boards/<\!board\_name>/trustzone\_examples/<\!application\_name>/[<\!core\_type>]/iar/ \rightarrow<\!application\_name>\_s/iar$ 

Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World IAR workspaces are located in this folder:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/trustzone\_examples/hello\_world\_hello\_world\_ns/iar/hello\_world\_world\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_ns/iar/hello\_world\_world\_world\_ns/iar/hello\_world\_world\_world\_ns/iar/hello\_world\_world\_world\_ns/iar/hello\_world\_world\_world\_ns/iar/hello\_world\_world\_world\_world\_ns/iar/hello\_world\_world\_world\_world\_ns/iar/hello\_world\_woorld\_woorl$ 

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/trustzone\_examples/hello\_world_hello\_world\_s/iar/hello\_world\_s. \\ \hookrightarrow\!eww$ 

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/trustzone\_examples/hello\_world/hello\_world\_s/iar/hello\_world.eww$ 


This project hello\_world.eww contains both secure and non-secure projects in one workspace and it allows the user to easily transition from one project to another. Build both applications separately by clicking **Make**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project, since the CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project since CMSE library is not ready.

**Run a TrustZone example application** The secure project is configured to download both secure and non-secure output files, so debugging can be fully managed from the secure project. To download and run the TrustZone application, switch to the secure application project and perform steps 1 - 4 as described in **Run an example application**. These steps are common for both single core, and TrustZone applications in IAR. After clicking **Download and Debug**, both the secure and non-secure images are loaded into the device memory, and the secure application is executed. It stops at the Reset\_Handler function.

Shello_world - IAR Embedded Wo	orkben	ch ID	E - Arm	n 8.32.1
File Edit View Project Debu	g Di	sassen	nbly	CMSIS-DAP Tools Window Help
i 🗅 🗅 🕒 🕋 🔚 i 🗶 🛍 Ć		C		🔍 < Q, > 🔩 HE < 🟮 > 🔄 🔄 💼 🔹 🐨 C 😮 📜 A 🐨 H 😣 💿 🖆 📲 cm sau [ 🚛 ]
Workspace	•	φ×	star	tup_LPC55569_cm33_core0.s x hello_world_ns.c
hello_world_s · debug		~		
Files	•	•		Vectors_End
🗆 🗖 hello_world				
⊨				_Vectors EQU _vector_table
└─⊞ 🌒 hello_world_ns - debug	~			Vectors_Size EQUVectors_EndVectors
				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
				;; ;; Default interrupt handlers.
				THUMB
				- TOPE
				PUBWEAK Reset_Handler
				SECTION .text:CODE:REORDER:NOROOT(2) Reset Handler
			⇒	CPSID I ; Mask interrupts
				LDR R0, =sfb(CSTACK)
				MSR MSPLIM, RO LDR RO, =SystemInit
				BLX RO
				CPSIE I ; Unmask interrupts LDR R0, = iar program start
				LDR R0, =iar_program_start BX R0
				PUBWEAK NMI_Handler SECTION .text:CODE:REORDER:NOROOT(1)
				NMI_Handler
				в.
				PUBWEAK HardFault Handler
				SECTION .text:CODE.REORDER:NOROOT(1)
				HardFault_Handler
				В.

Run the code by clicking **Go** to start the application.

The TrustZone hello\_world application is now running and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



**Note:** If the application is running in RAM (debug/release build target), in **Options**\*\*>\*\***Debugger** > **Download** tab, disable **Use flash loader(s)**. This can avoid the \_ns download issue on i.MXRT500.

File Edit View Project CMSIS-DAP Tools	Window Help
D C   🖸 🕋 🖴   🖴   X 🗈 🗂   D C	
Workspace 🔻 🕂 🗙	Options for node "hello_world_s" X
hello_world_s - debug ~	
Files       Image: Constraint of the second se	Category:       Factory Settings         General Options       Static Analysis         Runtime Checking       C/C++ Compiler         Assembler       Output Converter         Custom Build       Build Actions         Linker       Verify download         Smulator       Override default .board file         CADI       © Verifide default .board file         GDB Server       §TOOLKIT_DIR\$\configtfilashloader\NXP\FlashIMXRT         I-jcit/JTAGjet       J-Link/J-Trace         TI Stellaris       Nu-Link         PE micro       ST-LINK         Third-Party Driver       Linker
Log Wed Jan 09, 2019 18:03:35: MultiCore: Sy Wed Jan 09, 2019 18:03:35: There was 1 Wed Jan 09, 2019 18:03:35: Could not go	TI MSP-FET TI XDS OK Cancel

#### Run a demo using Keil MDK/µVision

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK.

**Install CMSIS device pack** After the MDK tools are installed, Cortex Microcontroller Software Interface Standard (CMSIS) device packs must be installed to fully support the device from a debug perspective. These packs include things such as memory map information, register definitions, and flash programming algorithms. Follow these steps to install the appropriate CMSIS pack.

1. Open the MDK IDE, which is called µVision. In the IDE, select the **Pack Installer** icon.

N	<b>β</b> μV	ision	n															
	File	Edi	t V	/iew	Proj	ect	Flash	D	ebug	Per	ipher	als	Tool	s S	SVCS	Wi	ndov	N
*****	Π	6		Ø	*	l <u>h</u>	8	5	6	-	⇒	1ª	12	鸖	限		÷.	-//
*****						LOAD							8	÷	ъ	*	۰	<b>@</b>

2. After the installation finishes, close the Pack Installer window and return to the  $\mu\text{V}\textsc{ision}$  IDE.

#### Build an example application

1. Open the desired example application workspace in:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/<\!\!example\_type\!>\!/<\!\!application\_name\!>\!/mdk$ 

The workspace file is named as  $<\!{\rm demo\_name}\!>.{\rm uvmpw}.$  For this specific example, the actual path is:

2. To build the demo project, select **Rebuild**, highlighted in red.



3. The build completes without errors.

**Run an example application** To download and run the application, perform these steps:


- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debugger*.
- 2. Connect the development platform to your PC via USB cable using USB connector.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*. Configure the terminal with these settings:
  - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in the board.h file)
  - 2. No parity
  - 3. 8 data bits

Category:	Basic options for your PuTTY session
Logging	Specify the destination you want to connect to
<ul> <li>Ferminal</li> <li>Keyboard</li> <li>Bell</li> <li>Features</li> <li>Window</li> <li>Appearance</li> <li>Behaviour</li> <li>Translation</li> <li>Selection</li> <li>Colours</li> <li>Connection</li> <li>Data</li> <li>Proxy</li> <li>Telnet</li> <li>Rlogin</li> <li>SSH</li> <li>Serial</li> </ul>	Serial line       Speed         COM4       115200         Connection type:       Raw         Raw       Telnet       Rlogin         Load, save or delete a stored session       Saved Sessions         Default Settings       Load         Save       Delete
About	Close window on exit: Always Never Only on clean exit Open Cancel


4. In  $\mu$ Vision, after the application is built, click the **Download** button to download the application to the target.

🛛 🔗 🕮 🎬 🥪 🔜 🛛 🙀	hello_world Debug	💌 🎊
Project	<b>д 🔀</b>	
🖃 🚰 WorkSpace		
🗄 😤 Project: hello_worl	d	

5. After clicking the **Download** button, the application downloads to the target and is running. To debug the application, click the **Start/Stop Debug Session** button, highlighted in red.



6. Run the code by clicking the **Run** button to start the application.



The hello\_world application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



**Build a multicore example application** This section describes the steps to build and run a dual-core application. The demo applications workspace files are located in this folder:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/multicore\_examples/<\!\!application\_name\!>\!/<\!\!core\_type\!>\!/mdk$ 

Begin with a simple dual-core version of the Hello World application. The multicore Hello World Keil MSDK/µVision workspaces are located in this folder:


 $<\!\!install\_dir>/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm0plus/mdk/hello\_world\_orm0plus.uvmpw$ 

 $<\!\!install\_dir\!>\!/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm4/mdk/hello\_world\_cm4.uvmpw$ 

Build both applications separately by clicking the **Rebuild** button. Build the application for the auxiliary core (cm0plus) first because the primary core application project (cm4) must know the auxiliary core application binary when running the linker. It is not possible to finish the primary core linker when the auxiliary core application binary is not ready.


**Run a multicore example application** The primary core debugger flashes both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 - 5 as described in **Run an example application**. These steps are common for both single-core and dual-core applications in  $\mu$ Vision.

Both the primary and the auxiliary image is loaded into the device flash memory. After clicking the "Run" button, the primary core application is executed. During the primary core code execution, the auxiliary core is released from the reset. The hello\_world multicore application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



An LED controlled by the auxiliary core starts flashing indicating that the auxiliary core has been released from the reset and is running correctly.

Attach the running application of the auxiliary core by opening the auxiliary core project in the second  $\mu$ Vision instance and clicking the "Start/Stop Debug Session" button. After this, the second debug session is opened and the auxiliary core application can be debugged.



Arm describes multicore debugging using the NXP LPC54114 Cortex-M4/M0+ dual-core processor and Keil uVision IDE in Application Note 318 at www.keil.com/appnotes/docs/apnt\_318.asp. The associated video can be found here.

**Build a TrustZone example application** This section describes the particular steps that must be done in order to build and run a TrustZone application. The demo applications workspace files are located in this folder:

Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World Keil MSDK/µVision workspaces are located in this folder:

 $<\!\!install\_dir>\!/boards/<\!\!board\_name>/trustzone\_examples/hello\_world/hello\_world\_ns/mdk/hello\_world\_world\_ns.uvmpw$ 

 $<\!\!install\_dir>/boards/<\!\!board\_name>/trustzone\_examples/hello\_world_hello\_world\_s/mdk/hello\_world\_s. \\ \rightarrow uvmpw$ 

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/trustzone\_examples/hello\_world_hello\_world\_s/mdk/hello\_world. \\ \hookrightarrow uvmpw$ 

This project hello\_world.uvmpw contains both secure and non-secure projects in one workspace and it allows the user to easily transition from one project to another.

Build both applications separately by clicking **Rebuild**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project since CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project because CMSE library is not ready.


**Run a TrustZone example application** The secure project is configured to download both secure and non-secure output files so debugging can be fully managed from the secure project.

To download and run the TrustZone application, switch to the secure application project and perform steps as described in **Run an example application**. These steps are common for single core, dual-core, and TrustZone applications in  $\mu$ Vision. After clicking **Download and Debug**, both the secure and non-secure images are loaded into the device flash memory, and the secure application is executed. It stops at the main() function.

C:\nxp\EVK-MIMXRT	595\boards\evkmin	nxrt595\	demo_app	\hello_world\mdk\hello_world.uvprojx -	μVision					-		×
<u>File Edit V</u> iew Proje	ect Fl <u>a</u> sh <u>D</u> ebug	g Pe <u>r</u> ip	oherals <u>T</u> o	ols <u>S</u> VCS <u>W</u> indow <u>H</u> elp								
i 🗋 💕 🔙 🥔 🐰	n 🛍 🤊 (*	-	> <b>?</b> (	1. 15. 15.   律 律 //E //E   🏙 DI	EMO_NONSEC_/	ADDRES 🗸 🗟 🥐 📔	Q - 🖕 💿	🔗 🌲 - 🔲 -	2			
👬 🗒 🔘 🗗 🗗	0+ +0   +	- -		5 🔊 - 🔟 - 👒 - 🎌 - 💷 - 🝺	- 🙊 -							
Registers		Disasse										<b>д 🛛</b>
Register	Value 🔺		31: {									^
E. Core	Value		32:	char ch;								1
RO	0x00082851		33:									-
R1	0x201C00C0		34:	<pre>/* Init board hardware. *</pre>	•/							
R2	0×00000000		35:	BOARD_InitPins();								
R3	0x00082891		0082850	F7FDFF74 BL BOARD	<mark>InitPins (</mark> (	x0008073C)						~ (
R4	0x00082CF8	<										>
R5	0x00082CF8											<b>▼</b> ×
R6	0x0C00F301		] hello_wo	rid.c								• X
R7	0xE000ED08		26 4	******	********	*****	******	*****	*/			^
R8	0x5AC3C35A		27 📮 / *									
R9 R10	0xC33CC33C 0x5AC3C35A			Obrief Main function								
R10	0x00000000		29 4									
R12	0x40001010			t main(void)								
R12 (SP)	0x20300000		31 🗆 [ 32	char ch:								
R14 (LR)	0x0008059D		32	char ch;								
R15 (PC)	0x00082850		34	/* Init board hardware.	• /							
	0x69000000		35	BOARD InitPins();	-/							
Banked			36	BOARD BootClockRUN();								
+ Secure			37	BOARD InitDebugConsole()								
Non-Secure			38									
🖻 🗆 Internal			39	PRINTF("hello world.\r\n	");							
Mode	Secure Thr		40									
Privilege	Privileged 🚽		41	while (1)								~
E Project Registers		<	·• -	,								>
Command					4 🗙	Call Stack + Locals						<b>д 🔀</b>
					^	Name		Location/Value	Туре			
Setup();			// Se	tup for Running		🖃 🔶 main		0x00082850	int f()			
						✓ ch		<not in="" scope=""></not>	auto - uchar	-		
g, main					~				sato uchar			
<					>							1
>												C
ASSIGN BreakDisab	le BreakEnabl	e Bre	akKill	BreakList BreakSet BreakAcc	ess	Call Stack + Local	Is Memory 1	1				
							CMSIS-DAP AR	Mv8-M Debugger Det	oug: Secure CPU: Secu	re t1: 0.000	09300 se	e la

Run the code by clicking **Run** to start the application.

The hello\_world application is now running and a banner is displayed on the terminal. If not, check your terminal settings and connections.



#### Run a demo using Arm GCC

This section describes the steps to configure the command-line Arm GCC tools to build, run, and debug demo applications and necessary driver libraries provided in the MCUXpresso SDK. The hello\_world demo application is targeted which is used as an example.

**Set up toolchain** This section contains the steps to install the necessary components required to build and run an MCUXpresso SDK demo application with the Arm GCC toolchain, as supported by the MCUXpresso SDK. There are many ways to use Arm GCC tools, but this example focuses on a Windows operating system environment.

**Install GCC Arm Embedded tool chain** Download and run the installer from GNU Arm Embedded Toolchain. This is the actual toolset (in other words, compiler, linker, and so on). The GCC toolchain should correspond to the latest supported version, as described in **MCUXpresso SDK Release Notes**.

**Install MinGW (only required on Windows OS)** The Minimalist GNU for Windows (MinGW) development tools provide a set of tools that are not dependent on third-party C-Runtime DLLs (such as Cygwin). The build environment used by the MCUXpresso SDK does not use the MinGW build tools, but does leverage the base install of both MinGW and MSYS. MSYS provides a basic shell with a Unix-like interface and tools.

- 1. Download the latest MinGW mingw-get-setup installer from MinGW.
- 2. Run the installer. The recommended installation path is  $\rm C:\MinGW$ , however, you may install to any location.

Note: The installation path cannot contain any spaces.

3. Ensure that the mingw32-base and msys-base are selected under Basic Setup.

🎲 MinGW Installation Manager					
Installation Package Settings					
Basic Setup	Package	Class	Installed Version	Repository Version	Description
All Packages	mingw-developer-tool	bin		2013072300	An MSYS Installation for MinGW Developers (meta)
	🐑 mingw32-base	bin		2013072200	A Basic MinGW Installation
	mingw32-gcc-ada	bin		4.8.1-4	The GNU Ada Compiler
	mingw32-gcc-fortran	bin		4.8.1-4	The GNU FORTRAN Compiler
	mingw32-gcc-g++	bin		4.8.1-4	The GNU C++ Compiler
	mingw32-gcc-objc	bin		4.8.1-4	The GNU Objective-C Compiler
	🐑 msys-base	bin		2013072300	A Basic MSYS Installation (meta)

4. In the **Installation** menu, click **Apply Changes** and follow the remaining instructions to complete the installation.

🏇 MinGW Installation N	lanager		
Installation Package	Settings	_	
Update Catalogue			Package
Mark All Upgrades			mingw-developer-tool
Apply Changes		B	mingw32-base
		- 12	mingw32-gcc-ada
Quit	Alt+F4		mingw32-gcc-fortran
		ΠĽ	mingw32-gcc-g++
			mingw32-gcc-objc
		6	msys-base

5. Add the appropriate item to the Windows operating system path environment variable. It can be found under Control Panel->System and Security->System->Advanced System Settings in the Environment Variables... section. The path is: <mingw\_install\_dir>\bin

Assuming the default installation path, C: $\MinGW$ , an example is shown below. If the path is not set correctly, the toolchain will not work.

Note: If you have C:MinGW(msys(x,x)) in your PATH variable (as required by Kinetis SDK 1.0.0), remove it to ensure that the new GCC build system works correctly.

puter Name Hardw	are Advanced System Protection Remote
vironment Variable	25
Edit System Varia	ible 🛛
Variable name:	Path
Variable value:	pgram Files (x86)\CMake\bin;C:\MinGW\bin
	OK Cancel
	OK Cancel
System variables	OK Cancel
System variables Variable	OK Cancel
Variable	Value
Variable	Value  Windows_NT
Variable OS Path	Value Windows_NT C: \Program Files (x86) \Parallels \ParallelCOM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;
Variable OS Path PATHEXT	Value Windows_NT C: \Program Files (x86) \Parallels \ParallelCOM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;

Add a new system environment variable for ARMGCC\_DIR Create a new system environment variable and name it as ARMGCC\_DIR. The value of this variable should point to the Arm GCC Embedded tool chain installation path. For this example, the path is:

C:\Program Files (x86)\GNU Tools Arm Embedded \8 2018-q4-major

See the installation folder of the GNU Arm GCC Embedded tools for the exact pathname of your installation.

Short path should be used for path setting, you could convert the path to short path by running command for %I in (.) do echo %-sI in above path.

	×	
Jser variables for		
Variable	Value	
OneDrive	C:\Users\ \OneDrive - NXP	
OneDriveConfimercial	C:\Users\ \OneDrive - NXP	
Path	C:\Ruby24-x64\bin;C:\Users\nxa07599\AppData\Local\Micros	
PATHEXT	.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC;.RB;.RB	
TEMP	C:\Users\ \AppData\Local\Temp	
TMP	C:\Users\ \AppData\Local\Temp	
	×	
User Variable able name: ARMGCC	DIR	
able name: ARMGCC		
able name: ARMGCC able value: C:\PROG	DIR	
able name: ARMGCC able value: C:\PROG	DIR A~2\GNUTOO~1\82018-~1	
able name: ARMGCC able value: C:\PROG rowse Directory E	DIR A~2\GNUTOO~1\82018-~1 owse File OK Cancel	
able name: ARMGCC able value: C:\PROG rowse Directory E IAR_WORKBENCH	DIR A~2\GNUTOO~1\82018-~1 owse File OK Cancel C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.2	
able name: ARMGCC able value: C:\PROG rowse Directory E IAR_WORKBENCH JLINK_DIR	DIR A~2\GNUTOO~1\82018-~1 owse File OK Cancel C:\Program Files (x86)\IAR Systems\Embedded Workbench 8.2 C:\Program Files (x86)\SEGGER\JLink_V640	

#### **Install CMake**

#### Windows OS

- 1. Download CMake 3.0.x from www.cmake.org/cmake/resources/software.html.
- 2. Install CMake, ensuring that the option **Add CMake to system PATH** is selected when installing. The user chooses to select whether it is installed into the PATH for all users or just the current user. In this example, it is installed for all users.

🛕 CMake 3.0.2 Setu	р	
	Install Options Choose options for installing CMake 3.0.2	
By default CMake o	does not add its directory to the system PATH.	
Add CMake to t	ake to the system PATH he system PATH for all users he system PATH for current user	
Create CMake D	Desktop Icon	
Nullsoft Install System	v2.46 < Back Next >	Cancel

- 3. Follow the remaining instructions of the installer.
- 4. You may need to reboot your system for the PATH changes to take effect.
- 5. Make sure  ${\rm sh.exe}$  is not in the Environment Variable PATH. This is a limitation of  ${\rm mingw32-make}.$


**Linux OS** It depends on the distributions of Linux Operation System. Here we use Ubuntu as an example.

Open shell and use following commands to install cmake and its version. Ensure the cmake version is above 3.0.x.

\$ sudo apt-get install cmake \$ cmake --version

**Build an example application** To build an example application, follow these steps.

 Open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to Programs >GNU Tools Arm Embedded <version> and select GCC Command Prompt.



2. Change the directory to the example application project directory which has a path similar to the following:

<install\_dir>/boards/<board\_name>/<example\_type>/<application\_name>/armgcc

For this example, the exact path is:

**Note:** To change directories, use the cd command.

3. Type **build\_debug.bat** on the command line or double click on **build\_debug.bat** file in Windows Explorer to build it. The output is as shown in following figure.



**Run an example application** This section describes steps to run a demo application using J-Link GDB Server application. To install J-Link host driver and update the on-board debugger firmware to Jlink firmware, see *On-board debugger*.

After the J-Link interface is configured and connected, follow these steps to download and run the demo applications:

- 1. Connect the development platform to your PC via USB cable between the on-board debugger USB connector and the PC USB connector. If using a standalone J-Link debug pod, connect it to the SWD/JTAG connector of the board.
- 2. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*). Configure the terminal with these settings:
  - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
  - 2. No parity
  - 3. 8 data bits
  - 4. 1 stop bit

🔀 PuTTY Configuration			$\times$
Category:			
	Basic option	s for your PuTTY se	ssion
Logging	Specify the destination	you want to connec	t to
Keyboard	Serial line		Speed
Bell Features	COM4		115200
☐ Window Appearance	Connection type: Raw Telnet		I O Serial
Behaviour Translation Selection Colours	-Load, save or delete a s Saved Sessions	stored session	
<ul> <li>Connection</li> <li>Data</li> </ul>	Default Settings		Load
Proxy Telnet			Save
Rlogin ⊞-SSH			Delete
Serial			
	Close window on exit: Always Neve	er <ul> <li>Only on clean</li> </ul>	ean exit
About		Open	Cancel

3. To launch the application, open the Windows **Start** menu and select **Programs** > **SEGGER** > **J-Link** <**version**> **J-Link GDB Server**.

Note: It is assumed that the J-Link software is already installed.

The SEGGER J-Link GDB Server Config settings dialog appears.

- 4. Make sure to check the following options.
  - 1. **Target interface**: The debug connection on board uses internal SWD signaling. In case of a wrong setting J-Link is unable to communicate with device under test.
  - 2. Script file: If required, a J-Link init script file can be used for board initialization. The file with the ".jlinkscript" file extension is located in the <install\_dir>/boards/ <board\_name>/ directory.
  - 3. Under the **Server settings**, check the GDB port for connection with the gdb target remote command. For more information, see step 9.
  - 4. There is a command line version of J-Link GDB server "JLinkGDBServerCL.exe". Typical path is C:\Program Files\SEGGER\JLink\. To start the J-Link GDB server with the same settings as are selected in the UI, you can use these command line options.

🔜 SEGGER J-Link GDB Server	V7.94b Config	×
Connection to J-Link		
💿 USB 🛛 🗹 SN / Nickname	0	
⊖ TCP/JP		
Target device		
MIMXRT1021xxx4A		
Little Endian 🔻		
Flash banks		
BaseAddr Name	Loader	
0x60000000 External QSPI flash	Default	•
Target interface a		
SWD		•
Speed		
O Auto Selection		
Adaptive clocking		
O Fixed 4000 ▼ kHz		
Script file (optional) b)		
Server settings		
Init registers		
Localhost only		
Generate logfile C		
GDB port <u>?</u> 2331		
SWO port ? 2332		
Telnet port ? 2333		
Command line option d)		
-select USB=0 -device MIMXRT1 SWD -speed 4000 -noir -Localho 2331 -SWOPort 2332 -TelnetPort	stOnly -nologtofile -port	
ОК	Cancel	

5. After it is connected, the screen should look like this figure:

SEGGER J-Link GDB Server V6.46g	- 🗆 ×	
GDB Waiting for connection	Stay on top Show log window Generate logfile Verify download	
Firmware: J-Link Lite-FSL V1 compiled Jun 25 2012 16:40:07 Hardware: V1.00 S/N: 361000738 Checking target voltage Target voltage: 3.29 V Listening on TCP/IP port 2331 Connecting to target Connected to target Waiting for GDB connection	^	
0 bytes downloaded Connected to t	arget	


6. If not already running, open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to **Programs - GNU Tools Arm Embedded <version>** and select **GCC Command Prompt**.

GNU Tools for ARM Embedded Process
Documentation
GCC Command Prompt
Uninstall GNU Tools for ARM Embed

7. Change to the directory that contains the example application output. The output can be found in using one of these paths, depending on the build target selected:

<install\_dir>/boards/<board\_name>/<example\_type>/<application\_name>/armgcc/debug <install\_dir>/boards/<board\_name>/<example\_type>/<application\_name>/armgcc/release

8. Run the arm-none-eabi-gdb.exe <application\_name>.elf command. For this example, it is arm-none-eabi-gdb.exe hello\_world.elf.



- 9. Run these commands:
  - 1. target remote localhost:2331
  - 2. monitor reset
  - 3. monitor halt
  - 4. load
  - $5. \ \mathrm{monitor} \ \mathrm{reset}$
- 10. The application is now downloaded and halted. Execute the monitor go command to start the demo application.

The hello\_world application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



**Build a multicore example application** This section describes the steps to build and run a dual-core application. The demo application build scripts are located in this folder:

 $<\!\!install\_dir\!>\!/boards/\!<\!\!board\_name\!>\!/multicore\_examples/<\!\!application\_name\!>\!/<\!\!core\_type\!>\!/armgcc$ 

Begin with a simple dual-core version of the Hello World application. The multicore Hello World GCC build scripts are located in this folder:

 $<\!\!install\_dir\!>\!/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm0plus/armgcc/build\_debug.bat$ 

 $<\!\!install\_dir\!>\!/boards/lpcxpresso54114/multicore\_examples/hello\_world/cm4/armgcc/build\_debug.bat$ 

# Build both applications separately following steps for single core examples as described in **Build** an example application.


GCC Command Prompt - build_debug.bat -	- 🗆	×
[ 47%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devic drivers/fsl_common.c.obj	es/K32L3A	60/ ^
[528] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devic drivers/fsl msmc.c.obj	es/K32L3A	60/
<pre>[56%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devic utilities/debug console/fsl debug console.c.obj</pre>	es/K32L3A	60/
<pre>[608] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devic utilities/fsl assert.c.obj</pre>	es/K32L3A	60/
<pre>6111111111111111111111111111111111111</pre>	es/K32L3A	60/
[ 69%] Building C <sup>-</sup> object C <sup>M</sup> akeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compc		t/1
puart_adapter.c.obj [ <b>73%</b> ] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compc manager/serial manager.c.obj		ial
[ 78%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compc		ial
_manager/serial_port_uart.c.obj [ 82%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compc 		ts/
generic_list.c.obj [ 86%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devic with Kinglacco account which and the second	es/K32L3A	60/
system_K32L3A60_cm0plus.c.obj [ 91%] Building ASM object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/dev Okreigeterum K73L Oken englug 5_std	ices/K32L	3A6
0/gcc/startup_K32L3A60_cm0plus.S.obj [ 95%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/midd]		tic
ore/mcmgr/src/mcmgr.c.obj [100%] Linking C executable debug\hello_world_cm0plus.elf		
[100%] Built target hello_world_cm0plus.elf		
c:\packages\SDK_2.6.0_FRDM-K32L3A6_RC1\boards\frdmk32l3a6\multicore_examples\hello_world\cm0plus\armgcc>IF ' se ) Devent and the continue	== (	pau
Press any key to continue		Ŷ
GCC Command Prompt - build_debug.bat     -     -     -     GRC Duilding C object CMakeFiles/ballo world cm4 alf dip/C /packages/SDK 2 6 0 EPDM_K321306 RC1/davises/K	- 🛛	X
<pre>GCC Command Prompt - build_debug.bat</pre>	32L3A60/di	riv ^
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k</pre>	32L3A60/di 32L3A60/di	riv ^ riv
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k</pre>	32L3A60/di 32L3A60/di 32L3A60/di	riv riv riv
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/u <sup>:</sup>	riv A riv riv til
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_assert.c.obj [ 76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k </pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di	riv ^ riv riv til til
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/u 32L3A60/u 32L3A60/u	riv riv til til
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj [ 70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/ui 32L3A60/ui 32L3A60/ui s/uart/lpi	riv riv til til uar
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj [ 76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component _adapter.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di	riv ^ riv til til uar man
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/sfsl_assert.c.obj [ 70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/stsl_assert.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/stsl_assert.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/ur 32L3A60/ur 32L3A60/ur s/uart/lpi s/serial_u	riv riv til til uar man
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj [ 76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj</pre>	32L3A60/di 32L3A60/di	riv ^ riv til til til man man ene
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/stsl_assert.c.obj [ 70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/stsl_assert.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 97%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 97%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 97%] Building C object CMakeFiles/</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/ur 32L3A60/ur 32L3A60/ur ss/uant/lpi ss/serial_u ss/serial_u ss/serial_y ss/lists/gu	riv riv til til til uar man man ene yst
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_assert.c.obj [ 70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ric_list.c.obj [ 91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ric_list.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/ur 32L3A60/ur 32L3A60/ur ss/uant/lpi ss/serial_u ss/serial_u ss/serial_y ss/lists/gu	riv riv til til uar man ene yst
<pre>[ 50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/stn/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj [ 70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/fsl_assert.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component t_adapter.c.obj [ 83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k m_K32L3A60_cm4.c.obj [ 95%] Building ASM object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k m_K32L3A60_cm4.c.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/ur 32L3A60/ur 32L3A60/ur ss/uant/lpi ss/serial_u ss/serial_u ss/serial_y ss/lists/gu	riv riv til til uar man ene yst
<pre>[ 59%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_lpuart.c.obj [ 54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_common.c.obj [ 58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ers/fsl_msmc.c.obj [ 62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_str.c.obj [ 76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/str/fsl_assert.c.obj [ 77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k ities/debug_console/fsl_debug_console.c.obj [ 77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_port_uart.c.obj [ 83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ager/serial_manager.c.obj [ 87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/component ric_list.c.obj [ 91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k em_K32L3A60_cm4.c.obj [ 91%] Building A M object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k em_K32L3A60_cm4.c.obj [ 91%] Building A M object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k em_K32L3A60_cm4.c.obj [ 91%] Building C executable debug\hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/devices/k em_K32L3A60_cm4.S.obj</pre>	32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/di 32L3A60/si 32L3A60/si	riv ^ riv til til uar man man ene yst /gc

**Run a multicore example application** When running a multicore application, the same prerequisites for J-Link/J-Link OpenSDA firmware, and the serial console as for the single-core application, applies, as described in **Run an example application**.

The primary core debugger handles flashing of both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 to 10, as described in **Run an example application**. These steps are common for both single-core and dual-core applications in Arm GCC.

Both the primary and the auxiliary image is loaded into the SPI flash memory. After execution of the monitor go command, the primary core application is executed. During the primary core code execution, the auxiliary core code is reallocated from the flash memory to the RAM, and the auxiliary core is released from the reset. The hello\_world multicore application is now running

and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



**Build a TrustZone example application** This section describes the steps to build and run a TrustZone application. The demo application build scripts are located in this folder:

 $<\!\!install\_dir>/boards/<\!\!board\_name>/trustzone\_examples/<\!\!application\_name>/[<\!\!core\_type>]/ \\ \hookrightarrow <\!\!application\_name>\_ns/armgcc$ 

 $<\!\!install\_dir>/boards/<\!\!board\_name>/trustzone\_examples/<\!\!application\_name>/[<\!\!core\_type>]/ \\ \hookrightarrow <\!\!application\_name>\_s/armgcc$ 

# Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World GCC build scripts are located in this folder:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/trustzone\_examples/hello\_world/hello\_world\_ns/armgcc/build\_ \rightarrow\!debug.bat$ 

 $<\!\!install\_dir>\!/boards/<\!\!board\_name>/trustzone\_examples/hello\_world_hello\_world\_s/armgcc/build\_ \rightarrow\!debug.bat$ 

Build both applications separately, following steps for single core examples as described in **Build an example application**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project, since CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project because the CMSE library is not ready.

C:\WINDOWS\system32\cmd.exe	_		$\times$
[ 55%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S	/uti	lities	/fs ^
L_assert.c.obj [59%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/uart/us			r. c
.00) [ <b>62%</b> ] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S flexspi.c.obj			s1_
[ 66%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S			s1_
cache.c.obj [ 70%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_ t transmissive			ria
l_manager.c.obj [ 74%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_   port_uart.c.obj			ria
[ 777] Building ASM object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT59 1 MIMXRT595S cm33.S.obj			rtu
<b>[81%]</b> Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/lists/g			t.c
.obj [ 85%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S usart.c.obj			sl_
[ 88%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S			s1_
flexcomm.c.obj [92%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S upio.c.obj			s1_
[96%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S ian_c_obj			sl_
[100%] Linking C executable debug\hello_world_s.elf [100%] Built target hello_world_s.elf			
C:\nxp\SDK_2.6.0_EVK-MIMXRT595\boards\evkmimxrt595\trustzone_examples\hello_world\hello_world_s\armgcc>IF "		‴″ (p	aus
Press any key to continue 🗕			$\sim$

🖾 C:\WINDOWS\system32\cmd.exe —	$\times$
[ 52%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/uart/usart_adap c.obj	ter. 🔨
[ 56%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/utilities assert.c.obj	es/f
[ 60%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/drivers, flexspi.c.obj	/fsl
[64%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/drivers, cache.c.obj	/fsl
[ 68%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_manager/: al manager.c.obj	seri
[ 72%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_manager/: al port uart.c.obj	seri
[76%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595/drivers, usart.c.obj	/fsl
[ 80%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/lists/generic_1: c.obj	ist.
[ 84%] Building ASM object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/gcc/s: un MIMXRT595S cm33.S.obj	tart
[ 88%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/drivers,	/fsl
_flexcomm.c.obj [ 92%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/drivers, gpio.c.obj	/fsl
_gpio.c. do) [ 96%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595/drivers, iap.c.obi	/fsl
[100%] Linking C executable debug\hello_world_ns.elf [100%] Built target hello_world_ns.elf	
C:\nxp\SDK_2.6.0_EVK-MIMXRT595\boards\evkmimxrt595\trustzone_examples\hello_world\hello_world_ns\armgcc>IF "" == "" se ) Press any key to continue	(pau ~


**Run a TrustZone example application** When running a TrustZone application, the same prerequisites for J-Link/J-Link OpenSDA firmware, and the serial console as for the single core application, apply, as described in **Run an example application**.

To download and run the TrustZone application, perform steps 1 to 10, as described in **Run an example application**. These steps are common for both single core and TrustZone applications in Arm GCC.

Then, run these commands:

- $1. \ {\rm arm-none-eabi-gdb.exe}$
- 2. target remote localhost:2331
- 3. monitor reset
- 4. monitor halt
- 5. monitor exec SetFlashDLNoRMWThreshold = 0x20000
- 6. load <install\_dir>/boards/evkmimxrt595/trustzone\_examples/hello\_world/hello\_world\_ns/ armgcc/debug/hello\_world\_ns.elf
- 8. monitor reset

The application is now downloaded and halted. Execute the  ${\rm c}$  command to start the demo application.



#### **MCUXpresso Config Tools**

MCUXpresso Config Tools can help configure the processor and generate initialization code for the on chip peripherals. The tools are able to modify any existing example project, or create a new configuration for the selected board or processor. The generated code is designed to be used with MCUXpresso SDK version 24.12.00 or later.

Following table describes the tools included in the MCUXpresso Config Tools.

Config Tool	Description	Im- age
Pins tool	For configuration of pin routing and pin electrical properties.	
Clock tool	For system clock configuration	
Peripher- als tools	For configuration of other peripherals	Ŷ
TEE tool	Configures access policies for memory area and peripherals helping to protect and isolate sensitive parts of the application.	$\bigcirc$
Device Config- uration tool	Configures Device Configuration Data (DCD) contained in the program image that the Boot ROM code interprets to set up various on-chip pe- ripherals prior to the program launch.	<b>*</b>

MCUXpresso Config Tools can be accessed in the following products:

- **Integrated** in the MCUXpresso IDE. Config tools are integrated with both compiler and debugger which makes it the easiest way to begin the development.
- **Standalone version** available for download from www.nxp.com/mcuxpresso. Recommended for customers using IAR Embedded Workbench, Keil MDK μVision, or Arm GCC.
- **Online version** available on mcuxpresso.nxp.com. Recommended doing a quick evaluation of the processor or use the tool without installation.

Each version of the product contains a specific *Quick Start Guide* document MCUXpresso IDE Config Tools installation folder that can help start your work.

#### How to determine COM port

This section describes the steps necessary to determine the debug COM port number of your NXP hardware development platform. All NXP boards ship with a factory programmed, onboard debug interface, whether it is based on MCU-Link or the legacy OpenSDA, LPC-Link2, P&E Micro OSJTAG interface. To determine what your specific board ships with, see *Default debug interfaces*.

1. Linux: The serial port can be determined by running the following command after the USB Serial is connected to the host:


\$ dmesg | grep "ttyUSB" [503175.307873] usb 3-12: cp210x converter now attached to ttyUSB0 [503175.309372] usb 3-12: cp210x converter now attached to ttyUSB1

There are two ports, one is for core0 debug console and the other is for core1.

2. Windows: To determine the COM port open Device Manager in the Windows operating system. Click the **Start** menu and type **Device Manager** in the search bar.

In the Device Manager, expand the **Ports (COM & LPT)** section to view the available ports. The COM port names are different for all the NXP boards.

1. CMSIS-DAP/mbed/DAPLink interface:



#### **On-board Debugger**

This section describes the on-board debuggers used on NXP development boards.

**On-board debugger MCU-Link** MCU-Link is a powerful and cost effective debug probe that can be used seamlessly with MCUXpresso IDE, and is also compatible with 3rd party IDEs that support CMSIS-DAP protocol. MCU-Link also includes a USB to UART bridge feature (VCOM) that can be used to provide a serial connection between the target MCU and a host computer. MCU-Link features a high-speed USB interface for high performance debug. MCU-Link is compatible with Windows, MacOS and Linux. A free utility from NXP provides an easy way to install firmware updates.

On-board MCU-Link debugger supports CMSIS-DAP and J-Link firmware. See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

#### The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- If using J-Link with either a standalone debug pod or MCU-Link, install the J-Link software (drivers and utilities) from www.segger.com/jlink-software.html.

**Updating MCU-Link firmware** This firmware in this debug interface may be updated using the host computer utility called MCU-Link. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to reprogram the debug probe firmware.

**Note:** If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), MCU-Link debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the

CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures that most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the MCU-Link utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto MCU-Link or NXP boards. The utility can be downloaded from MCU-Link.

These steps show how to update the debugger firmware on your board for Windows operating system.

- 1. Install the MCU-Link utility.
- 2. Unplug the board's USB cable.
- 3. Make the DFU link (install the jumper labeled DFUlink).
- 4. Connect the probe to the host via USB (use Link USB connector).
- 5. Open a command shell and call the appropriate script located in the MCU-Link installation directory (<MCU-Link install dir>).
  - **1. To program CMSIS-DAP debug firmware:** <MCU-Link install dir>/scripts/ program\_CMSIS
  - 2. To program J-Link debug firmware: <MCU-Link install dir>/scripts/program\_JLINK
- 6. Remove DFU link (remove the jumper installed in Step 3).
- 7. Repower the board by removing the USB cable and plugging it in again.

**On-board debugger LPC-Link** LPC-Link 2 is an extensible debug probe that can be used seamlessly with MCUXpresso IDE, and is also compatible with 3rd party IDEs that support CMSIS-DAP protocol. MCU-Link also includes a USB to UART bridge feature (VCOM) that can be used to provide a serial connection between the target MCU and a host computer. LPC-Link 2 is compatible with Windows, MacOS and Linux. A free utility from NXP provides an easy way to install firmware updates.

On-board LPC-Link 2 debugger supports CMSIS-DAP and J-Link firmware. See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

#### The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- If using J-Link with either a standalone debug pod or MCU-Link, install the J-Link software (drivers and utilities) from www.segger.com/jlink-software.html.

**Updating LPC-Link firmware** The LPCXpresso hardware platform comes with a CMSIS-DAPcompatible debug interface (known as LPC-Link2). This firmware in this debug interface may be updated using the host computer utility called LPCScrypt. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to reprogram the debug probe firmware.

**Note:** If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), LPC-Link2 debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures that most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the LPCScrypt utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto LPC-Link2 or LPCXpresso boards. The utility can be downloaded from LPCScrypt.

These steps show how to update the debugger firmware on your board for Windows operating system. For Linux OS, follow the instructions described in LPCScrypt user guide (LPCScrypt, select **LPCScrypt**, and then the documentation tab).

- 1. Install the LPCScript utility.
- 2. Unplug the board's USB cable.
- 3. Make the DFU link (install the jumper labeled DFUlink).
- 4. Connect the probe to the host via USB (use Link USB connector).
- 5. Open a command shell and call the appropriate script located in the LPCScrypt installation directory (<LPCScrypt install dir>).
  - **1. To program CMSIS-DAP debug firmware:** <LPCScrypt install dir>/scripts/ program\_CMSIS
  - 2. To program J-Link debug firmware: <LPCScrypt install dir>/scripts/program\_JLINK
- 6. Remove DFU link (remove the jumper installed in Step 3).
- 7. Repower the board by removing the USB cable and plugging it in again.

**On-board debugger OpenSDA** OpenSDA/OpenSDAv2 is a serial and debug adapter that is built into several NXP evaluation boards. It provides a bridge between your computer (or other USB host) and the embedded target processor, which can be used for debugging, flash programming, and serial communication, all over a simple USB cable.

The difference is the firmware implementation: OpenSDA: Programmed with the proprietary P&E Micro developed bootloader. P&E Micro is the default debug interface app. OpenSDAv2: Programmed with the open-sourced CMSIS-DAP/mbed bootloader. CMSIS-DAP is the default debug interface app.

See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

#### The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- For boards with a P&E Micro interface, see PE micro to download and install the P&E Micro Hardware Interface Drivers package.


**Updating OpenSDA firmware** Any NXP hardware platform that comes with an OpenSDAcompatible debug interface has the ability to update the OpenSDA firmware. This typically means to switch from the default application (either CMSIS-DAP or P&E Micro) to a SEGGER J-Link. This section contains the steps to switch the OpenSDA firmware to a J-Link interface. However, the steps can be applied to restoring the original image also. For reference, OpenSDA firmware files can be found at the links below:

- J-Link: Download appropriate image from www.segger.com/opensda.html. Choose the appropriate J-Link binary based on the table in *Default debug interfaces*. Any OpenSDA v1.0 interface should use the standard OpenSDA download (in other words, the one with no version). For OpenSDA 2.0 or 2.1, select the corresponding binary.
- CMSIS-DAP: CMSIS-DAP OpenSDA firmware is available at www.nxp.com/opensda.

• P&E Micro: Downloading P&E Micro OpenSDA firmware images requires registration with P&E Micro (www.pemicro.com).

Perform the following steps to update the OpenSDA firmware on your board for Windows and Linux OS users:

- 1. Unplug the board's USB cable.
- 2. Press the **Reset** button on the board. While still holding the button, plug the USB cable back into the board.
- 3. When the board re-enumerates, it shows up as a disk drive called **MAINTENANCE**.



4. Drag and drop the new firmware image onto the MAINTENANCE drive.

**Note:** If for any reason the firmware update fails, the board can always reenter maintenance mode by holding down **Reset** button and power cycling.

These steps show how to update the OpenSDA firmware on your board for Mac OS users.

- 1. Unplug the board's USB cable.
- 2. Press the **Reset** button of the board. While still holding the button, plug the USB cable back into the board.
- 3. For boards with OpenSDA v2.0 or v2.1, it shows up as a disk drive called **BOOTLOADER** in **Finder**. Boards with OpenSDA v1.0 may or may not show up depending on the bootloader version. If you see the drive in **Finder**, proceed to the next step. If you do not see the drive in Finder, use a PC with Windows OS 7 or an earlier version to either update the OpenSDA firmware, or update the OpenSDA bootloader to version 1.11 or later. The bootloader update instructions and image can be obtained from P&E Microcomputer website.
- 4. For OpenSDA v2.1 and OpenSDA v1.0 (with bootloader 1.11 or later) users, drag the new firmware image onto the BOOTLOADER drive in **Finder**.
- 5. For OpenSDA v2.0 users, type these commands in a Terminal window:

> sudo mount -u -w -o sync /Volumes/BOOTLOADER > cp -X > cp -X> cp -X</pre

Note: If for any reason the firmware undate fails the beard can always rea

**Note:** If for any reason the firmware update fails, the board can always reenter bootloader mode by holding down the **Reset** button and power cycling.

**On-board debugger Multilink** An on-board Multilink debug circuit provides a JTAG interface and a power supply input through a single micro-USB connector. It is a hardware interface that allows PC software to debug and program a target processor through its debug port.

#### The host driver must be installed before debugging.

• See PE micro to download and install the P&E Micro Hardware Interface Drivers package.

**On-board debugger OSJTAG** An on-board OSJTAG debug circuit provides a JTAG interface and a power supply input through a single micro-USB connector. It is a hardware interface that allows PC software to debug and program a target processor through its debug port.

#### The host driver must be installed before debugging.

• See PE micro to download and install the P&E Micro Hardware Interface Drivers package.

#### Default debug interfaces

The MCUXpresso SDK supports various hardware platforms that come loaded with various factory programmed debug interface configurations. The following table lists the hardware platforms supported by the MCUXpresso SDK, their default debug firmware, and any version information that helps differentiate a specific interface configuration.

Hardware platform	Default debugger firmware	On-board debugger probe
EVK-MCIMX7ULP	N/A	N/A
EVK-MIMX8MM	N/A	N/A
EVK-MIMX8MN	N/A	N/A
EVK-MIMX8MNDDR3L	N/A	N/A
EVK-MIMX8MP	N/A	N/A
EVK-MIMX8MQ	N/A	N/A
EVK-MIMX8ULP	N/A	N/A
EVK-MIMXRT1010	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1015	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1020	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1064	CMSIS-DAP	LPC-Link2
EVK-MIMXRT595	CMSIS-DAP	LPC-Link2
EVK-MIMXRT685	CMSIS-DAP	LPC-Link2
EVK9-MIMX8ULP	N/A	N/A
EVKB-IMXRT1050	CMSIS-DAP	LPC-Link2
FRDM-K22F	CMSIS-DAP	OpenSDA v2
FRDM-K32L2A4S	CMSIS-DAP	OpenSDA v2
FRDM-K32L2B	CMSIS-DAP	OpenSDA v2
FRDM-K32L3A6	CMSIS-DAP	OpenSDA v2
FRDM-KE02Z40M	P&E Micro	OpenSDA v1
FRDM-KE15Z	CMSIS-DAP	OpenSDA v2
FRDM-KE16Z	CMSIS-DAP	OpenSDA v2
FRDM-KE17Z	CMSIS-DAP	OpenSDA v2
FRDM-KE17Z512	CMSIS-DAP	MCU-Link
FRDM-MCXA153	CMSIS-DAP	MCU-Link
FRDM-MCXA156	CMSIS-DAP	MCU-Link
FRDM-MCXA346	CMSIS-DAP	MCU-Link
FRDM-MCXC041	CMSIS-DAP	MCU-Link
FRDM-MCXC242	CMSIS-DAP	MCU-Link
FRDM-MCXC444	CMSIS-DAP	MCU-Link
FRDM-MCXE247	CMSIS-DAP	MCU-Link
FRDM-MCXN236	CMSIS-DAP	MCU-Link
FRDM-MCXN947	CMSIS-DAP	MCU-Link
FRDM-MCXW23	CMSIS-DAP	MCU-Link
FRDM-MCXW71	CMSIS-DAP	MCU-Link
FRDM-MCXW72	CMSIS-DAP	MCU-Link
FRDM-RW612	CMSIS-DAP	MCU-Link
IMX943-EVK	N/A	N/A
IMX95LP4XEVK-15	N/A N/A	N/A N/A
IMX95LPD5EVK-19	N/A	N/A
IMX95VERDINEVK	N/A N/A	N/A N/A
KW45B41Z-EVK	CMSIS-DAP	MCU-Link
KW45B41Z-LOC	CMSIS-DAP CMSIS-DAP	MCU-Link
KW45B412-LOC KW47-EVK	CMSIS-DAP CMSIS-DAP	MCU-Link
KW47-LVK KW47-LOC	CMSIS-DAP CMSIS-DAP	MCU-Link
LPC845BREAKOUT	CMSIS-DAP CMSIS-DAP	LPC-Link2
LPCXpresso51U68	CMSIS-DAP	LPC-Link2
LPCXpresso54628	CMSIS-DAP	LPC-Link2

continues on next page

Hardware platform	Default debugger firmware	On-board debugger probe
LPCXpresso54S018	CMSIS-DAP	LPC-Link2
LPCXpresso54S018M	CMSIS-DAP	LPC-Link2
LPCXpresso55S06	CMSIS-DAP	LPC-Link2
LPCXpresso55S16	CMSIS-DAP	LPC-Link2
LPCXpresso55S28	CMSIS-DAP	LPC-Link2
LPCXpresso55S36	CMSIS-DAP	MCU-Link
LPCXpresso55S69	CMSIS-DAP	LPC-Link2
LPCXpresso802	CMSIS-DAP	LPC-Link2
LPCXpresso804	CMSIS-DAP	LPC-Link2
LPCXpresso824MAX	CMSIS-DAP	LPC-Link2
LPCXpresso845MAX	CMSIS-DAP	LPC-Link2
LPCXpresso860MAX	CMSIS-DAP	LPC-Link2
MC56F80000-EVK	P&E Micro	Multilink
MC56F81000-EVK	P&E Micro	Multilink
MC56F83000-EVK	P&E Micro	OSJTAG
MCIMX93-EVK	N/A	N/A
MCIMX93-QSB	N/A	N/A
MCIMX93AUTO-EVK	N/A	N/A
MCX-N5XX-EVK	CMSIS-DAP	MCU-Link
MCX-N9XX-EVK	CMSIS-DAP	MCU-Link
MCX-W71-EVK	CMSIS-DAP	MCU-Link
MCX-W72-EVK	CMSIS-DAP	MCU-Link
MIMXRT1024-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1040-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1060-EVKB	CMSIS-DAP	LPC-Link2
MIMXRT1060-EVKC	CMSIS-DAP	MCU-Link
MIMXRT1160-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1170-EVKB	CMSIS-DAP	MCU-Link
MIMXRT1180-EVK	CMSIS-DAP	MCU-Link
MIMXRT685-AUD-EVK	CMSIS-DAP	LPC-Link2
MIMXRT700-EVK	CMSIS-DAP	MCU-Link
RD-RW612-BGA	CMSIS-DAP	MCU-Link
TWR-KM34Z50MV3	P&E Micro	OpenSDA v1
TWR-KM34Z75M	P&E Micro	OpenSDA v1
TWR-KM35Z75M	CMSIS-DAP	OpenSDA v2
TWR-MC56F8200	P&E Micro	OSJTAG
TWR-MC56F8400	P&E Micro	OSJTAG

Table 1 – continued from previous page

#### How to define IRQ handler in CPP files

With MCUXpresso SDK, users could define their own IRQ handler in application level to override the default IRQ handler. For example, to override the default PIT\_IRQHandler define in startup\_DEVICE.s, application code like app.c can be implement like:

```
// c
void PIT_IRQHandler(void)
{
 // Your code
}
```

When application file is CPP file, like app.cpp, then  ${\rm extern}~{\rm "C"}$  should be used to ensure the function prototype alignment.

```
// cpp
extern "C" {
    void PIT_IRQHandler(void);
}
void PIT_IRQHandler(void)
{
    // Your code
}
```

## 1.3 Getting Started with MCUXpresso SDK GitHub

### 1.3.1 Getting Started with MCUXpresso SDK Repository

#### Installation

#### NOTE

If the installation instruction asks/selects whether to have the tool installation path added to the PATH variable, agree/select the choice. This option ensures that the tool can be used in any terminal in any path. *Verify the installation* after each tool installation.

**Install Prerequisites with MCUXpresso Installer** The MCUXpresso Installer offers a quick and easy way to install the basic tools needed. The MCUXpresso Installer can be obtained from https://github.com/nxp-mcuxpresso/vscode-for-mcux/wiki/Dependency-Installation. The MCUX-presso Installer is an automated installation process, simply select MCUXpresso SDK Developer from the menu and click install. If you prefer to install the basic tools manually, refer to the next section.

X MCU	Xpresso Installer v24.09			—		×			
X	MCUXpresso Inst	taller	$\zeta_{2}$	♪	C	≡			
Choo	se one or more categories from the list below:			Ins	tall				
Software	e Kits					<u>^</u>			
SDK	MCUXpresso SDK Developer	toni instan			(				
<b></b> /	Zephyr Developer Necessary tools for a Zephyr developer	2. CMake - Open-source system that manage				ools for a Zephyr developer 3. Ninja - Small build system with a focus on spec			
太 matter	Matter Developer Necessary tools for a Matter developer					pplication's			
ARM cor	nponents	9. Python - Pr							
arm	<b>Arm GNU Toolchain</b> Arm GNU Toolchain and additional NXP libraries be	10. pip - Package installer for Python. 11. west - Manage multiple Git repositories u							
arm	Standalone Toolchain Add-ons	ain			(				

#### **Alternative: Manual Installation**

#### **Basic tools**

**Git** Git is a free and open source distributed version control system. Git is designed to handle everything from small to large projects with speed and efficiency. To install Git, visit the official Git website. Download the appropriate version(you may use the latest one) for your operating system (Windows, macOS, Linux). Then run the installer and follow the installation instructions.

User git --version to check the version if you have a version installed.

Then configure your username and email using the commands:

git config --global user.name "Your Name" git config --global user.email "youremail@example.com"

**Python** Install python 3.10 or latest. Follow the Python Download guide.

Use python --version to check the version if you have a version installed.

#### West Please use the west version equal or greater than 1.2.0

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a different<sub>□</sub> → source using option '-i'.
# for example, in China you could try: pip install -U west -i https://pypi.tuna.tsinghua.edu.cn/simple
pip install -U west
```

#### **Build And Configuration System**

**CMake** It is strongly recommended to use CMake version equal or later than 3.30.0. You can get latest CMake distributions from the official CMake download page.

For Windows, you can directly use the .msi installer like cmake-3.31.4-windows-x86\_64.msi to install.

For Linux, CMake can be installed using the system package manager or by getting binaries from the official CMake download page.

After installation, you can use cmake --version to check the version.

**Ninja** Please use the ninja version equal or later than 1.12.1.

By default, Windows comes with the Ninja program. If the default Ninja version is too old, you can directly download the ninja binary and register the ninja executor location path into your system path variable to work.

For Linux, you can use your system package manager or you can directly download the ninja binary to work.

After installation, you can use ninja --version to check the version.

**Kconfig** MCUXpresso SDK uses Kconfig python implementation. We customize it based on our needs and integrate it into our build and configuration system. The Kconfiglib sources are placed under mcuxsdk/scripts/kconfig folder.

Please make sure *python* environment is setup ready then you can use the Kconfig.

**Ruby** Our build system supports IDE project generation for iar, mdk, codewarrior and xtensa to provide OOBE from build to debug. This feature is implemented with ruby. You can follow the guide ruby environment setup to setup the ruby environment. Since we provide a built-in portable ruby, it is just a simple one cmd installation.

If you only work with CLI, you can skip this step.

**Toolchain** MCUXpresso SDK supports all mainstream toolchains for embedded development. You can install your used or interested toolchains following the guides.

Toolchain	Download and Installation Guide	Note		
Armgcc	Arm GNU Toolchain Install Guide	ARMGCC toolchain	is	default
IAR	IAR Installation and Licensing quick ref- erence guide			
MDK	MDK Installation			
Armclang	Installing Arm Compiler for Embedded			
Zephyr	Zephyr SDK			
Codewarrior	NXP CodeWarrior			
Xtensa	Tensilica Tools			
NXP S32Compiler RISC- V Zen-V	NXP Website			

After you have installed the toolchains, register them in the system environment variables. This will allow the west build to recognize them:

Toolchain	Environ- ment Variable	Example	Cmd Line Ar- gument
Armgcc	AR- MGCC_DIR	C:\armgcc for windows/usr for Linux. Typically arm-none-eabi-* is installed under /usr/bin	– toolchain armgcc
IAR	IAR_DIR	C:\iar\ewarm-9.60.3 for Windows/opt/iarsystems/ bxarm-9.60.3 for Linux	– toolchain iar
MDK	MDK_DIR	$\rm C:\Keil\_v5$ for Windows.MDK IDE is not officially supported with Linux.	– toolchain mdk
Armclang	ARM- CLANG_DIF	C:\ArmCompilerforEmbedded6.22 for Windows/opt/ ArmCompilerforEmbedded6.21 for Linux	– toolchain mdk
Zephyr	ZEPHYR_SE	c:\NXP\zephyr-sdk- <version> for windows/opt/ zephyr-sdk-<version> for Linux</version></version>	– toolchain zephyr
CodeWar- rior	CW_DIR	$\label{eq:CWMCUv11.2} for windows Code Warrior is not supported with Linux$	– toolchain code- warrior
Xtensa	XCC_DIR	C:\xtensa\XtDevTools\install\tools\RI-2023.11-win32\ XtensaTools for windows/opt/xtensa/XtDevTools/ install/tools/RI-2023.11-Linux/XtensaTools for Linux	– toolchain xtensa
NXP S32Compiler RISC-V Zen-V	RISCVL- LVM_DIR	C:\riscv-llvm-win32_b298_b298_2024.08.12 for Win- dows/opt/riscv-llvm-Linux-x64_b298_b298_2024.08.12 for Linux	– toolchain riscvl- lvm

• The <toolchain>\_DIR is the root installation folder, not the binary location folder. For IAR, it is directory containing following installation folders:



- MDK IDE using armclang toolchain only officially supports Windows. In Linux, please directly use armclang toolchain by setting ARMCLANG\_DIR. In Windows, since most Keil users will install MDK IDE instead of standalone armclang toolchain, the MDK\_DIR has higher priority than ARMCLANG\_DIR.
- For Xtensa toolchain, please set the XTENSA\_CORE environment variable. Here's an example list:

Device Core	XTENSA_CORE
RT500 fusion1	nxp_rt500_RI23_11_newlib
RT600 hifi4	$nxp_rt600_RI23_11_newlib$
RT700 hifi1	rt700_hifi1_RI23_11_nlib
RT700 hifi4	$t700\_hifi4\_RI23\_11\_nlib$
i.MX8ULP fusion1	$fusion_nxp02_dsp_prod$

• In Windows, the short path is used in environment variables. If any toolchain is using the long path, you can open a command window from the toolchain folder and use below command to get the short path: for %i in (.) do echo %~fsi

**Tool installation check** Once installed, open a terminal or command prompt and type the associated command to verify the installation.

If you see the version number, you have successfully installed the tool. Else, check whether the tool's installation path is added into the PATH variable. You can add the installation path to the PATH with the commands below:

• Windows: Open command prompt or powershell, run below command to show the user PATH variable.

reg query HKEY\_CURRENT\_USER\Environment /v PATH

The tool installation path should be C:\Users\xxx\AppData\Local\Programs\Git\cmd. If the path is not seen in the output from above, append the path value to the PATH variable with the command below:

```
reg add HKEY_CURRENT_USER\Environment /v PATH /d "%PATH%;C:\Users\xxx\AppData\

→Local\Programs\Git\cmd"
```

Then close the command prompt or powershell and verify the tool command again.

- Linux:
  - 1. Open the \$HOME/.bashrc file using a text editor, such as vim.
  - 2. Go to the end of the file.
  - 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
  - 4. Save and exit.
  - 5. Execute the script with source .bashrc or reboot the system to make the changes live. To verify the changes, run echo \$PATH.
- macOS:
  - 1. Open the \$HOME/.bash\_profile file using a text editor, such as nano.
  - 2. Go to the end of the file.
  - 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
  - 4. Save and exit.
  - 5. Execute the script with **source** .bash\_profile **or reboot** the system to make the changes live. To verify the changes, run echo \$PATH.

#### Get MCUXpresso SDK Repo

**Establish SDK Workspace** To get the MCUXpresso SDK repository, use the west tool to clone the manifest repository and checkout all the west projects.

# Initialize west with the manifest repository west init -m https://github.com/nxp-mcuxpresso/mcuxsdk-manifests/ mcuxpresso-sdk

# Update the west projects cd mcuxpresso-sdk west update

# Allow the usage of west extensions provided by MCUX presso SDK west config commands. allow\_extensions true

**Install Python Dependency(If do tool installation manually)** To create a Python virtual environment in the west workspace core repo directory mcuxsdk, follow these steps:

1. Navigate to the core directory:

 $\operatorname{cd}\,\operatorname{mcuxsdk}$ 

2. [Optional] Create and activate the virtual environment: If you don't want to use the python virtual environment, skip this step. We strongly suggest you use venv to avoid conflicts with other projects using python.

python -m venv .venv
# For Linux/MacOS
source .venv/bin/activate
# For Windows
.\.venv\Scripts\activate
# If you are using powershell and see the issue that the activate script cannot be run.
# You may fix the issue by opening the powershell as administrator and run below command:
powershell Set-ExecutionPolicy RemoteSigned
# then run above activate command again.

Once activated, your shell will be prefixed with (.venv). The virtual environment can be deactivated at any time by running deactivate command.

**Remember to activate the virtual environment every time you start working in this directory.** If you are using some modern shell like zsh, there are some powerful plugins to help you auto switch venv among workspaces. For example, zsh-autoswitch-virtualenv.

3. Install the required Python packages:

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a

different source using option '-i'.

# for example, in China you could try: pip3 install -r mcuxsdk/scripts/requirements.txt -i https://pypi.

tuna.tsinghua.edu.cn/simple

pip install -r scripts/requirements.txt
```

#### **Explore Contents**

This section helps you build basic understanding of current fundamental project content and guides you how to build and run the provided example project in whole SDK delivery.

**Folder View** The whole MCUXpresso SDK project, after you have done the west init and west update operations follow the guideline at *Getting Started Guide*, have below folder structure:

Folder	Description
mani- fests	Manifest repo, contains the manifest file to initialize and update the west workspace.
mcuxsdk	The MCUXpresso SDK source code, examples, middleware integration and script files.

All the projects record in the Manifest repo are checked out to the folder mcuxsdk/, the layout of mcuxsdk folder is shown as below:

Folder	Description
arch	Arch related files such as ARM CMSIS core files, RISC-V files and the build files related to the architecture.
cmake	The cmake modules, files which organize the build system.
com- po- nents	Software components.
de- vices	Device support package which categorized by device series. For each device, header file, feature file, startup file and linker files are provided, also device specific drivers are included.
docs	Documentation source and build configuration for this sphinx built online documen- tation.
drivers	Peripheral drivers.
ex- am- ples	Various demos and examples, support files on different supported boards. For each board support, there are board configuration files.
mid- dle- ware	Middleware components integrated into SDK.
rtos	Rtos components integrated into SDK.
scripts	Script files for the west extension command and build system support.
svd	Svd files for devices, this is optional because of large size. Customers run west manifest config group.filter +optional and west update mcux-soc-svd to get this folder.

**Examples Project** The examples project is part of the whole SDK delivery, and locates in the folder mcuxsdk/examples of west workspace.

Examples files are placed in folder of  $<\!\!{\rm example\_category}\!>$ , these examples include (but are not limited to)

- demo\_apps: Basic demo set to start using SDK, including hello\_world and led\_blinky.
- driver\_examples: Simple applications that show how to use the peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI transfer using DMA).

Board porting layers are placed in folder of  $\_boards/<board\_name>$  which aims at providing the board specific parts for examples code mentioned above.


#### Run a demo using MCUXpresso for VS Code

This section explains how to configure MCUX presso for VS Code to build, run, and debug example applications. This guide uses the  ${\rm hello\_world}$  demo application as an example. However, these steps can be applied to any example application in the MCUXpresso SDK.

**Build an example application** This section assumes that the user has already obtained the SDK as outlined in *Get MCUXpresso SDK Repo*.

To build an example application:

1. Import the SDK into your workspace. Click **Import Repository** from the **QUICKSTART PANEL**.



**Note:** You can import the SDK in several ways. Refer to MCUXpresso for VS Code Wiki for details.

Select **Local** if you've already obtained the SDK as seen in *Get MCUXpresso SDK Repo*. Select your location and click **Import**.

E Import Repositor	ух				
Impor	t Repositor	y			
REMOTE	REMOTE ARCHIVE		LOCAL ARCHIVE		
Location:	c:\Repos\mcuxsdk				Browse
Import					

2. Click Import Example from Repository from the QUICKSTART PANEL.

MCUXPRESSO FOR VS CODE	
✓ QUICKSTART PANEL	② 命 ឆ្ 🖇
+ Import Repository	
Import Example from Repository	
B+∎ Import Project	Import Exam
+ New Project Wizard	

In the dropdown menu, select the MCUXpresso SDK, the Arm GNU Toolchain, your board, template, and application type. Click **Import**.

■ Import Example from	rom Repository ×						
Import	Example from Repository						
Repository:	c:\Repos\mcuxsdk (MCUXpresso SDK Repository)	~					
Toolchain:	(Arm GNU Toolchain 13.2.rel1 (Build arm-13.7)) 13.2.1 20231009  (C:\NXP\MCUXpressoIDE_2	24. ·   🗸					
Board:	FRDM-MCXC444	~					
	FRDM-MCXC444						
Template:	demo_apps/hello_world	~					
The HelloWorld demo prints the "Hello World" string to the terminal using the SDK UART drivers and repeat what user input. The purpose of this demo is to show how to use the UART, and to provide a simple project for debugging and further development. Please refer to README file for more details.							
App type:	Freestanding application	~					
Name:	frdmmcxc444_hello_world						
Location:		Browse					
	Note: Path doesn't exist. Folder(s) will be created.						
Open read	dme file after project is imported						
Import							

**Note:** The MCUXpresso SDK projects can be imported as **Repository applications** or **Free-standing applications**. The difference between the two is the import location. Projects imported as Repository examples will be located inside the MCUXpresso SDK, whereas Free-standing examples can be imported to a user-defined location. Select between these by designating your selection in the **App type** dropdown menu.

- 3. VS Code will prompt you to confirm if the imported files are trusted. Click Yes.
- 4. Navigate to the **PROJECTS** view. Find your project and click the **Build Project** icon.


✓ PROJECTS	🛯 🖓 👬 🖉
> frdmmcxc444_hello_world MCUXpresso SDK 25.6.0	i <u>¢i</u> ⊳ (C)
	Build Project

The integrated terminal will open at the bottom and will display the build output.

PROBLEMS OUTPUT	TERMINAL PO	ORTS DEBUG C	ONSOLE SE	ERIAL MONITOR	OFFLINE PERIPHERALS	∑ CMake: build	
					<pre>c/mcuxsdk/components/debug_console_lite/fsl_debug_console.c.obj</pre>		
					c/mcuxsdk/devices/MCX/MCXC/MCXC444/drivers/fsl_clock.c.obj		
[19/21] Building C	object CMakeF:	iles/hello_wor	rld.dir/C_/	Repos/mcuxsdk	<pre>c/mcuxsdk/drivers/lpuart/fsl_lpuart.c.obj</pre>		
[20/21] Building C	object CMakeF:	iles/hello_wor	rld.dir/C_/	Repos/mcuxsdk	<pre>c/mcuxsdk/drivers/uart/fsl_uart.c.obj</pre>		
[21/21] Linking C e	executable hel	lo_world.elf					
Memory region	Used Size	Region Size	%age Used				
<pre>m_interrupts:</pre>	192 B	512 B	37.50%				
<pre>m_flash_config:</pre>	16 B	16 B	100.00%				
m_text:	7892 B	261104 B	3.02%				
m_data:	2128 B	32 KB	6.49%				
build finished succ	build finished successfully.						
* Terminal will b	be reused by ta	asks, press ar	ny key to c	lose it.			

**Run an example application** Note: for full details on MCUXpresso for VS Code debug probe support, see MCUXpresso for VS Code Wiki.

1. Open the **Serial Monitor** from the VS Code's integrated terminal. Select the VCom Port for your device and set the baud rate to 115200.



2. Navigate to the **PROJECTS** view and click the play button to initiate a debug session.

✓ PROJECTS	n 🗄 C 🖻
> frdmmcxc444_hello_world MCUXpresso SDK 25.6.0	ٹ <mark>ہ</mark> ک
	Debug

The debug session will begin. The debug controls are initially at the top.

C hello_	world.c ×
frdmmcx	c444_hello_world > examples > demo_apps > hello_world > C hello_v 🗄 IÞ 🗘 🕇 🕇 🖱 🔲   i→ 🕤
18	
21	
22	
23	* Variables
24	
25	
26	
27	* Code
28	
29	
30	* @brief Main function
31	
	int main(void)
33	{ 
34	char ch;
35	
36	/* Init board hardware. */
37 38	BOARD_InitHardware();
30	PRINTF("hello world.\r\n");
40	
40	while (1)
42	
43	ch = GETCHAR();
44	PUTCHAR(ch);
45	}
46	}
47	

3. Click **Continue** on the debug controls to resume execution of the code. Observe the output on the **Serial Monitor**.

PROBLEMS	OUTPUT	TERMINAL	PERIPHER	ALS RTC	DS DET	AILS PORTS	DEBUG CONSOLE	SERIAL MONIT
+ Open an additional monitor								
Monitor Mod	e Serial `	🗸 View M	ode Text		Port	COM40 - MC	U-Link VCom Port	(COM40) 🗸 i
Stop Mor	nitoring	ېي 🔁	D 0	<mark>ම</mark> 🕄				
Oper hello wor 		erial port	COM40 -					

#### Running a demo using ARMGCC CLI/IAR/MDK

**Supported Boards** Use the west extension west list\_project to understand the board support scope for a specified example. All supported build command will be listed in output:

west list\_project -p examples/demo\_apps/hello\_world [-t armgcc]

INFO: [1][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_  $\rightarrow$  evk9mimx8ulp -Dcore\_id=cm33]

INFO: [2][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_  $\rightarrow$  evkbimxrt1050]

 $INFO: [ 3] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\!\!-\!\!}$ 

<sup>(</sup>continues on next page)

(continued from previous page)

→evkbmimxrt1060] INFO: [ 4][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_ →evkbmimxrt1170 -Dcore\_id=cm4] INFO: [ 5][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_ →evkbmimxrt1170 -Dcore\_id=cm7] INFO: [ 6][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_ →evkcmimxrt1060] INFO: [ 7][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_ →evkcmimxrt1060] INFO: [ 7][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_ →evkmcimx7ulp] ...

The supported toolchains and build targets for an example are decided by the example-self example.yml and board example.yml, please refer Example Toolchains and Targets for more details.

**Build the project** Use west build -h to see help information for west build command. Compared to zephyr's west build, MCUXpresso SDK's west build command provides following additional options for mcux examples:

- --toolchain: specify the toolchain for this build, default armgcc.
- --config: value for CMAKE\_BUILD\_TYPE. If not provided, build system will get all the example supported build targets and use the first debug target as the default one. Please refer Example Toolchains and Targets for more details about example supported build targets.

Here are some typical usages for generating a SDK example:

# Generate example with default settings, default used device is the mainset MK22F51212 west build -b frdmk22f examples/demo\_apps/hello\_world
# Just print cmake commands, do not execute it west build -b frdmk22f examples/demo\_apps/hello\_world --dry-run
# Generate example with other toolchain like iar, default armgcc west build -b frdmk22f examples/demo\_apps/hello\_world --toolchain iar

# Generate example with other config type west build -b frdmk22f examples/demo\_apps/hello\_world --config release

# Generate example with other devices with --device west build -b frdmk22f examples/demo\_apps/hello\_world --device MK22F12810 --config release

For multicore devices, you shall specify the corresponding core id by passing the command line argument -Dcore\_id. For example

west build -b evkbmimxrt 1170 examples/demo\_apps/hello\_world --toolchain iar -D<br/>core\_id=cm7 --config\_  $\hookrightarrow flexspi_nor_debug$ 

#### For shield, please use the --shield to specify the shield to run, like

west build -b mimxrt700evk --shield a 8974 examples/issdk\_examples/sensors/fxls8974cf/fxls8974cf\_poll -  $\rightarrow Dcore\_id=cm33\_core0$ 

**Sysbuild(System build)** To support multicore project building, we ported Sysbuild from Zephyr. It supports combine multiple projects for compilation. You can build all projects by adding --sysbuild for main application. For example:

west build -b evkbmimxrt 1170 --sysbuild ./examples/multicore\_examples/hello\_world/primary -D core\_  $\rightarrow$  id=cm7 --config flexspi\_nor\_debug --toolchain=armgcc -p always

For more details, please refer to System build.

**Config a Project** Example in MCUXpresso SDK is configured and tested with pre-defined configuration. You can follow steps blow to change the configuration.

#### 1. Run cmake configuration

west build -b evkbmimxrt1170 examples/demo\_apps/hello\_world -Dcore\_id=cm7 --cmake-only -p

Please note the project will be built without -- cmake-only parameter.

2. Run guiconfig target

west build -t guiconfig

Then you will get the Kconfig GUI launched, like

🔀 Hello World	_	×
Save Save as Save minimal (advanced) Open	Jump to	
Show name Show all Single-menu mode		
(Top)		
🗄 Board Boot Header		^
Project Segments		
Device Boot Header		
Device MIMXRT1176 Part (Device part MIMXRT1176DVMAA)		
Device part MIMXRT1176DVMAA		
ODevice part MIMXRT1176AVM8A		
ODevice part MIMXRT1176CVM8A		_
E Device specific drivers		
Se driver clock		
XUse driver iomuxc		
Use driver mipi csi2rx		
Use driver mipi dsi		
Use driver anatop_ai		
Use driver memory		
Use driver nic301		
Use driver dcdc		
Use driver gpc		
Use driver pgmc		
Use driver pmu		
Se driver src		×

Kconfig definition, with parent deps. propagated to 'depends on'

At D:/sdk\_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176\drivers/Kconfig:5 Included via D:/sdk\_next/mcuxsdk/examples/demo\_apps/hello\_world/Kconfig:6 -> D:/sdk\_next/mcuxsdk/Kconfig.mcuxpresso:9 -> D:/sdk\_next/mcuxsdk\devices/Kconfig:1 -> D:/sdk\_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176/Kconfig:8 Menu path: (Top)

menu "Device specific drivers"

You can reconfigure the project by selecting/deselecting Kconfig options.

After saving and closing the Kconfig GUI, you can directly run west build to build with the new configuration.

Flash Note: Please refer Flash and Debug The Example to enable west flash/debug support.

Flash the hello\_world example:

west flash -r linkserver

**Debug** Start a gdb interface by following command:


west debug -r linkserver

**Work with IDE Project** The above build functionalities are all with CLI. If you want to use the toolchain IDE to work to enjoy the better user experience especially for debugging or you are already used to develop with IDEs like IAR, MDK, Xtensa and CodeWarrior in the embedded world, you can play with our IDE project generation functionality.

This is the cmd to generate the evkbmimxrt1170 hello\_world IAR IDE project files.

west build -b evkbmimxrt1170 examples/demo\_apps/hello\_world --toolchain iar -Dcore\_id=cm7 --config\_  $\rightarrow$  flexspi\_nor\_debug -p always -t guiproject

By default, the IDE project files are generated in mcuxsdk/build/<toolchain> folder, you can open the project file with the IDE tool to work:



Note, please follow the *Installation* to setup the environment especially make sure that *ruby* has been installed.

## **1.4 Release Notes**

### 1.4.1 MCUXpresso SDK Release Notes

#### **Overview**

The MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with Arm Cortex-M-based devices from NXP, including its general purpose, crossover and Bluetooth-enabled MCUs. MCUXpresso SW and Tools for DSC further extends the SDK support to current 32-bit Digital Signal Controllers. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated enabling software technologies (stacks and middleware), reference software, and more.

In addition to working seamlessly with the MCUXpresso IDE, the MCUXpresso SDK also supports and provides example projects for various toolchains. The Development tools chapter in the associated Release Notes provides details about toolchain support for your board. Support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

Underscoring our commitment to high quality, the MCUXpresso SDK is MISRA compliant and checked with Coverity static analysis tools. For details on MCUXpresso SDK, see MCUXpresso-SDK: Software Development Kit for MCUXpresso.

## **MCUXpresso SDK**

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for LPC, DSC, PN76, and i.MX System-on-Chip (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, DSC, and i.MX silicon. The MCUX-presso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix FSL has been left as is. The FSL prefix has been redefined as the NXP Foundation Software Library.

## **Development tools**

The MCUXpresso SDK was tested with following development tools. Same versions or above are recommended.

- MCUXpresso IDE, Rev. 25.06.xx
- IAR Embedded Workbench for Arm, version is 9.60.4
- Keil MDK, version is 5.41
- MCUXpresso for VS Code v25.06
- GCC Arm Embedded Toolchain 14.2.x

## Supported development systems

This release supports board and devices listed in following table. The board and devices in bold were tested in this release.

De- velop- ment boards	MCU devices			
FRDM- KE02Z40	MKE02Z16VFM4, MKE02Z32VLC4, MKE02Z64VFM4, <b>MKE02Z64VQH4</b>	MKE02Z16VLC4, MKE02Z32VLD4, MKE02Z64VLC4,	MKE02Z16VLD4, MKE02Z32VLH4, MKE02Z64VLD4,	MKE02Z32VFM4, MKE02Z32VQH4, MKE02Z64VLH4,

#### MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, middleware, and RTOS support.

**Device support** The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console. The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller. The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code efficiently transfers the code execution to the main() function.

**Board support** The boards folder provides the board-specific demo applications, driver examples, and middleware examples.

**Demo application and other examples** The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps. The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

#### Middleware

**CMSIS DSP Library** The MCUXpresso SDK is shipped with the standard CMSIS development pack, including the prebuilt libraries.

**FreeMASTER** FreeMASTER communication driver for 32-bit platforms.

#### **Release contents**

Provides an overview of the MCUXpresso SDK release package contents and locations.

Deliverable	Location
Boards	INSTALL_DIR/boards
Demo Applications	INSTALL_DIR/boards/ <board_name>/demo_apps</board_name>
Driver Examples	INSTALL_DIR/boards/ <board_name>/driver_examp</board_name>
eIQ examples	INSTALL_DIR/boards/ <board_name>/eiq_examples</board_name>
Board Project Template for MCUXpresso IDE NPW	INSTALL_DIR/boards/ <board_name>/project_templa</board_name>
Driver, SoC header files, extension header files and	INSTALL_DIR/devices/ <device_name></device_name>
feature header files, utilities	
CMSIS drivers	INSTALL_DIR/devices/ <device_name>/cmsis_drivers</device_name>
Peripheral drivers	INSTALL_DIR/devices/ <device_name>/drivers</device_name>
Toolchain linker files and startup code	INSTALL_DIR/devices/ <device_name>/<toolchain_na< td=""></toolchain_na<></device_name>
Utilities such as debug console	INSTALL_DIR/devices/ <device_name>/utilities</device_name>
Device Project Template for MCUXpresso IDE NPW	INSTALL_DIR/devices/ <device_name>/project_temp</device_name>
CMSIS Arm Cortex-M header files, DSP library source	INSTALL_DIR/CMSIS
Components and board device drivers	INSTALL_DIR/components
RTOS	INSTALL_DIR/rtos
Release Notes, Getting Started Document and other	INSTALL_DIR/docs
documents	
Tools such as shared cmake files	INSTALL_DIR/tools
Middleware	INSTALL_DIR/middleware

#### **Known issues**

This section lists the known issues, limitations, and/or workarounds.

#### Cannot add SDK components into FreeRTOS projects

It is not possible to add any SDK components into FreeRTOS project using the MCUXpresso IDE New Project wizard.

# 1.5 ChangeLog

## 1.5.1 MCUXpresso SDK Changelog

## **Board Support Files**

board

## [25.06.00]

• Initial version

## clock\_config

#### [25.06.00]

• Initial version

#### pin\_mux

#### [25.06.00]

• Initial version

## ACMP

#### [2.0.2]

- Bug Fixes
  - Fixed the out-of-bounds error of Coverity caused by missing an assert sentence to avoid the return value of ACMP\_GetInstance() exceeding the array bounds.
  - Fixed the violation of MISRA C-2012 rules:
    - \* Rule 3.1 8.3 10.3 17.7.

## [2.0.1]

- Bug Fixes
  - Fixed the missing right pair definition for extern C.

#### [2.0.0]

• Initial version.

## ADC

## [2.1.0]

- Improvements
  - Added the ADC\_GetDefaultFIFOConfig() API to get default setting for FIFO configuration.
- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.3.

## [2.0.2]

- Bug Fixes
  - Fixed the violations of MISRA C-2012 rules:
    - \* Rule 10.1 10.3 10.4 15.5 17.7.

#### [2.0.1]

- Bug Fixes
  - Fixed the missing right pair definition for extern C.

## [2.0.0]

• Initial version.

#### COMMON

#### [2.6.0]

- Bug Fixes
  - Fix CERT-C violations.

## [2.5.0]

- New Features
  - Added new APIs InitCriticalSectionMeasurementContext, DisableGlobalIRQEx and EnableGlobalIRQEx so that user can measure the execution time of the protected sections.

#### [2.4.3]

- Improvements
  - Enable irqs that mount under irqsteer interrupt extender.

#### [2.4.2]

- Improvements
  - Add the macros to convert peripheral address to secure address or non-secure address.

## [2.4.1]

- Improvements
  - Improve for the macro redefinition error when integrated with zephyr.

#### [2.4.0]

- New Features
  - Added EnableIRQWithPriority, IRQ\_SetPriority, and IRQ\_ClearPendingIRQ for ARM.
  - Added MSDK\_EnableCpuCycleCounter, MSDK\_GetCpuCycleCount for ARM.

#### [2.3.3]

- New Features
  - Added NETC into status group.

## [2.3.2]

- Improvements
  - Make driver aarch64 compatible

## [2.3.1]

- Bug Fixes
  - Fixed MAKE\_VERSION overflow on 16-bit platforms.

## [2.3.0]

- Improvements
  - Split the driver to common part and CPU architecture related part.

## [2.2.10]

- Bug Fixes
  - Fixed the ATOMIC macros build error in cpp files.

## [2.2.9]

- Bug Fixes
  - Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
  - Fixed SDK\_Malloc issue that not allocate memory with required size.

## [2.2.8]

- Improvements
  - Included stddef.h header file for MDK tool chain.
- New Features:
  - Added atomic modification macros.

## [2.2.7]

- Other Change
  - Added MECC status group definition.

## [2.2.6]

- Other Change
  - Added more status group definition.
- Bug Fixes
  - Undef \_\_VECTOR\_TABLE to avoid duplicate definition in cmsis\_clang.h

## [2.2.5]

- Bug Fixes
  - Fixed MISRA C-2012 rule-15.5.

## [2.2.4]

- Bug Fixes
  - Fixed MISRA C-2012 rule-10.4.

## [2.2.3]

- New Features
  - Provided better accuracy of SDK\_DelayAtLeastUs with DWT, use macro SDK\_DELAY\_USE\_DWT to enable this feature.
  - Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.

## [2.2.2]

- New Features
  - Added include RTE\_Components.h for CMSIS pack RTE.

## [2.2.1]

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.

## [2.2.0]

- New Features
  - Moved SDK\_DelayAtLeastUs function from clock driver to common driver.

## [2.1.4]

- New Features
  - Added OTFAD into status group.

## [2.1.3]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.3.

## [2.1.2]

- Improvements
  - Add SUPPRESS\_FALL\_THROUGH\_WARNING() macro for the usage of suppressing fallthrough warning.

## [2.1.1]

- Bug Fixes
  - Deleted and optimized repeated macro.

## [2.1.0]

- New Features
  - Added IRQ operation for XCC toolchain.
  - Added group IDs for newly supported drivers.

## [2.0.2]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.4.

## [2.0.1]

- Improvements
  - Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
  - Added new feature macro switch "FSL\_FEATURE\_HAS\_NO\_NONCACHEABLE\_SECTION" for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
  - Updated the align(x) to **attribute**(aligned(x)) to support MDK v6 armclang compiler.

## [2.0.0]

• Initial version.

## CRC

## [2.0.4]

- Improvements
  - Release peripheral from reset if necessary in init function.

## [2.0.3]

- Bug fix:
  - Fix MISRA issues.

## [2.0.2]

- Bug fix:
  - Fix MISRA issues.

## [2.0.1]

- Bug fix:
  - DATA and DATALL macro definition moved from header file to source file.

## [2.0.0]

• Initial version.

## FLASH

## [2.1.2]

• Improvements — The improved FLASH\_EepromWrite function can write more data at once time.

## [2.1.1]

• Bug Fixes — MISRA C-2012 issue fixed: rule 14.4

## [2.1.0]

- New Features
  - add feature macro before the declaration of the EEPROM\_check\_range.

## [2.0.0]

• Initial version.

## FTM

## [2.7.1]

- Bug Fixes
  - Added function macro when accsee FLTCTRL register FSTATE bit to prevent access nonexistent register.
  - Added function macro to prevent access nonexistent FTM channel for API FTM\_ConfigSinglePWM() and FTM\_ConfigCombinePWM().

## [2.7.0]

- Improvements
  - Support period dithering and edge dithering feature with new APIs:
    - \* FTM\_SetPeriodDithering()
    - \* FTM\_SetEdgeDithering()
  - Support get channel n output and input state feature with new APIs:
    - \* FTM\_GetChannelOutputState()
    - \* FTM\_GetChannelInputState()
  - Support configure deadtime for specific combined channel pair with new API:
    - \* FTM\_SetPairDeadTime()
  - Support filter clock prescale, fault output state.

- Support new APIs to configure PWM and Modified Combine PWM:
  - \* FTM\_ConfigSinglePWM()
  - \* FTM\_ConfigCombinePWM()
- Support new API to configure channel software output control:
  - \* FTM\_SetSoftwareOutputCtrl()
  - \* FTM\_GetSoftwareOutputValue()
  - \* FTM\_GetSoftwareOutputEnable()
- Support new API to update FTM counter initial value, modulo value and chanle value:
  - \* FTM\_SetInitialModuloValue()
  - \* FTM\_SetChannelValue()

## [2.6.1]

- Improvements
  - Release peripheral from reset if necessary in init function.

## [2.6.0]

- Improvements
  - Added support to half and full cycle reload feature with new APIs:
    - \* FTM\_SetLdok()
    - \* FTM\_SetHalfCycPeriod()
    - \* FTM\_LoadFreq()
- Bug Fixes
  - Set the HWRSTCNT and SWRSTCNT bits to optional at initialization.

## [2.5.0]

- Improvements
  - Added FTM\_CalculateCounterClkDiv to help calculates the counter clock prescaler.
  - Modify FTM\_UpdatePwmDutycycle API to make it return pwm duty cycles status.
- Bug Fixes
  - Fixed TPM\_SetupPwm can't configure 100% center align combined PWM issues.

## [2.4.1]

- Bug Fixes
  - Added function macro to determine if FTM instance has only basic features, to prevent access to protected register bits.

## [2.4.0]

- Improvements
  - Added CNTIN register initialization in FTM\_SetTimerPeriod API.
  - Added a new API to read the captured value of a FTM channel configured in capture mode:
    - \* FTM\_GetInputCaptureValue()

## [2.3.0]

- Improvements
  - Added support of EdgeAligned/CenterAligned/Asymmetrical combine PWM mode in FTM\_SetupPWM() and FTM\_SetupPwmMode() APIs.
  - Remove kFTM\_ComplementaryPwm from support PWM mode, and add new parameter "enableComplementary" in structure ftm\_chnl\_pwm\_signal\_param\_t.
  - Rename FTM\_SetupFault() API to FTM\_SetupFaultInput() to avoid ambiguity.

## [2.2.3]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 14.4 and 17.7.

## [2.2.2]

- Bug Fixes
  - Fixed the issue that when FTM instance has only TPM features cannot be initialized by FTM\_Init() function. By added function macro to assert FTM is TPM only instance.

## [2.2.1]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.1, 10.3, 10.4, 10.6, 10.7 and 11.9.

## [2.2.0]

- Bug Fixes
  - Fixed the issue of comparison between signed and unsigned integer expressions.
- Improvements
  - Added support of complementary mode in FTM\_SetupPWM() and FTM\_SetupPwmMode() APIs.
  - Added new parameter "enableDeadtime" in structure ftm\_chnl\_pwm\_signal\_param\_t.

## [2.1.1]

- Bug Fixes
  - Fixed COVERITY integer handing issue where the right operand of a left bit shift statement should not be a negative value. This appears in FTM\_SetReloadPoints().

## [2.1.0]

- Improvements
  - Added a new API FTM\_SetupPwmMode() to allow the user to set the channel match value in units of timer ticks. New configure structure called ftm\_chnl\_pwm\_config\_param\_t was added to configure the channel's PWM parameters. This API is similar with FTM\_SetupPwm() API, but the new API will not set the timer period(MOD value), it will be useful for users to set the PWM parameters without changing the timer period.
- Bug Fixes
  - Added feature macro to enable/disable the external trigger source configuration.

## [2.0.4]

- Improvements
  - Added a new API to enable DMA transfer:
    - \* FTM\_EnableDmaTransfer()

## [2.0.3]

- Bug Fixes
  - Updated the FTM driver to enable fault input after configuring polarity.

## [2.0.2]

- Improvements
  - Added support to Quad Decoder feature with new APIs:
    - \* FTM\_GetQuadDecoderFlags()
    - \* FTM\_SetQuadDecoderModuloValue()
    - \* FTM\_GetQuadDecoderCounterValue()
    - \* FTM\_ClearQuadDecoderCounterValue()

## [2.0.1]

- Bug Fixes
  - Updated the FTM driver to fix write to ELSA and ELSB bits.
  - FTM combine mode: set the COMBINE bit before writing to CnV register.

## [2.0.0]

• Initial version.

## GPIO

## [2.1.1]

- Improvements:
  - Enhanced FGPIO\_PinInit to enable clock internally.

## [2.1.0]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 8.6.
  - Updated parameter from base into port in port\_init() API.

## [2.0.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 3.1, 10.1, 10.3, 10.6, 10.7.

## [2.0.0]

• Initial version.

## I2C

## [2.0.10]

- Bug Fixes
  - Fixed coverity issues.

## [2.0.9]

- Bug Fixes
  - Fixed the MISRA-2012 violations.
    - \* Fixed rule 8.4, 10.1, 10.4, 13.5, 20.8.

## [2.0.8]

- Bug Fixes
  - Fixed the bug that DFEN bit of I2C Status register 2 could not be set in I2C\_MasterInit.
  - MISRA C-2012 issue fixed: rule 14.2, 15.7, and 16.4.
  - Eliminated IAR Pa082 warnings from I2C\_MasterTransferDMA and I2C\_MasterTransferCallbackDMA by assigning volatile variables to local variables and using local variables instead.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 11.9, 14.4, 15.7, 17.7.
- Improvements
  - Improved timeout mechanism when waiting certain state in transfer API.
  - Updated the I2C\_WAIT\_TIMEOUT macro to unified name I2C\_RETRY\_TIMES.
  - Moved the master manually acknowledge byte operation into static function I2C\_MasterAckByte.
  - Fixed control/status clean flow issue inside I2C\_MasterReadBlocking to avoid potential issue that pending status is cleaned before it's proceeded.

## [2.0.7]

- Bug Fixes
  - Fixed the issue for MISRA-2012 check.
    - Fixed rule 11.9 ,15.7 ,14.4 ,10.4 ,10.8 ,10.3 ,10.1 ,10.6 ,13.5 ,11.3 ,13.2 ,17.7 ,5.7 ,8.3 ,8.5 ,11.1 ,16.1.
  - Fixed Coverity issue of unchecked return value in I2C\_RTOS\_Transfer.
  - Fixed variable redefine issue by moving i2cBases from fsl\_i2c.h to fsl\_i2c.c.
- Improvements
  - Added I2C\_MASTER\_FACK\_CONTROL macro to enable FACK control for master transfer receive flow with IP supporting double buffer, then master could hold the SCL by manually setting TX AK/NAK during data transfer.

## [2.0.6]

- Bug Fixes
  - Fixed the issue that I2C Master transfer APIs(blocking/non-blocking) did not support the situation of master transfer with subaddress and transfer data size being zero, which means no data followed by the subaddress.

## [2.0.5]

- Improvements
  - Added I2C\_WATI\_TIMEOUT macro to allow the user to specify the timeout times for waiting flags in functional API and blocking transfer API.

## [2.0.4]

- Bug Fixes
  - Added a proper handle for transfer config flag kI2C\_TransferNoStartFlag to support transmit with kI2C\_TransferNoStartFlag flag. Support write only or write+read with no start flag; does not support read only with no start flag.

## [2.0.3]

- Bug Fixes
  - Removed enableHighDrive member in the master/slave configuration structure because the operation to HDRS bit is useless, the user need to use DSE bit in port register to configure the high drive capability.
  - Added register reset operation in I2C\_MasterInit and I2C\_SlaveInit APIs. Fixed issue where I2C could not switch between master and slave mode.
  - Improved slave IRQ handler to handle the corner case that stop flag and address match flag come synchronously.

## [2.0.2]

- Bug Fixes
  - Fixed issue in master receive and slave transmit mode with no stop flag. The master could not succeed to start next transfer because the master could not send out re-start signal.

- Fixed the out-of-order issue of data transfer due to memory barrier.
- Added hold time configuration for slave. By leaving the SCL divider and MULT reset values when configured to slave mode, the setup and hold time of the slave is then reduced outside of spec for lower baudrates. This can cause intermittent arbitration loss on the master side.
- New Features
  - Added address nak event for master.
  - Added general call event for slave.

## [2.0.1]

- New Features
  - Added double buffer enable configuration for SoCs which have the DFEN bit in S2 register.
  - Added flexible transmit/receive buffer size support in I2C\_SlaveHandleIRQ.
  - Added start flag clear, address match, and release bus operation in I2C\_SlaveWrite/ReadBlocking API.
- Bug Fixes
  - Changed the kI2C\_SlaveRepeatedStartEvent to kI2C\_SlaveStartEvent.

## [2.0.0]

• Initial version.

## IRQ

## [2.0.2]

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 3.1, 8.4, 10.3 and 10.6.

#### [2.0.1]

- New Features
  - Added control macros to enable/disable the CLOCK code in current driver.

#### [2.0.0]

• Initial version.

## KBI

## [2.0.3]

- Bug Fixes
  - Fixed violation of the MISRA C-2012 rules 10.8.

## [2.0.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3.

## [2.0.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1, 10.3, 10.4, 17.7.

#### [2.0.0]

• Initial version.

#### MCM

#### [2.2.0]

- Improvements
  - Support platforms with less features.

## [2.1.0]

- Others
  - Remove byteID from mcm\_lmem\_fault\_attribute\_t for document update.

#### [2.0.0]

• Initial version.

## PIT

#### [2.2.0]

- Bug Fixes
  - According to ERR050763, PIT\_LDVAL\_STAT register is not reliable in dynamic load mode, so remove the status check in PIT\_SetRtiTimerPeriod which added since 2.1.1.
  - Removed not used bit PIT\_RTI\_TCTRL\_CHN\_MASK.
- Improvements
  - Added more guide about get RTI load status in PIT\_SetRtiTimerPeriod's API comment.
  - Change PIT\_RTI\_Deinit to inline API.
  - Ensure PIT peripheral clock enabled in PIT\_RTI\_Init.
- New Features
  - Added PIT\_ClearRtiSyncStatus API to clear the RTI\_LDVAL\_STAT register.

## [2.1.1]

- Bug Fixes
  - Enable PIT when using RTI to ensure RTI can work properly in debug mode.
- Improvements
  - Added status check in PIT\_SetRtiTimerPeriod to ensure the load value is synchronized into the RTI clock domain.
  - Added note for PIT\_RTI\_Init to remind users wait RTI sync.

## [2.1.0]

- New Features
  - Support RTI (Real Time Interrupt) timer.

## [2.0.5]

- Improvements
  - Support workaround for ERR007914. This workaround guarantee the write to MCR register is not ignored.

## [2.0.4]

- Bug Fixes
  - Fixed PIT\_SetTimerPeriod implementation, the load value trigger should be PIT clock cycles minus 1.

## [2.0.3]

- Bug Fixes
  - Clear all status bits for all channels to make sure the status of all TCTRL registers is clean.

## [2.0.2]

- Bug Fixes
  - Fixed MISRA-2012 issues.
    - \* Rule 10.1.

## [2.0.1]

- Bug Fixes
  - Cleared timer enable bit for all channels in function PIT\_Init() to make sure all channels stay in disable status before setting other configurations.
  - Fixed MISRA-2012 rules.
    - \* Rule 14.4, rule 10.4.

#### [2.0.0]

• Initial version.

## RTC

## [2.0.6]

- Bug Fixes
  - Fix RTC\_GetDatetime function validating datetime issue.

## [2.0.5]

- Bug Fixes
  - Fixed CERT INT30-C, INT31-C violations.

## [2.0.4]

- Improvements
  - Changed the behavior of calling alarm callback when alarm seconds reach counter seconds, instead of previous behavior when counter seconds reach alarm seconds and counter seconds increments.

## [2.0.3]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.1, 10.3, 10.4 and 14.4.

## [2.0.2]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.3 and 11.9.

## [2.0.1]

- Bug Fixes
  - Fixed the issue of Pa082 warning.

## [2.0.0]

• Initial version.

#### SPI

## [2.1.4]

- Bug Fixes
  - Fixed coverity issues.

## [2.1.3]

- Bug Fixes
  - Fixed the txData from void \* to const void \* in transmit API.

## [2.1.2]

- Improvements
  - Changed SPI\_DUMMYDATA to 0x00.

## [2.1.1]

- Bug Fixes
  - Fixed MISRA 10.3 violation.

## [2.1.0]

- Improvements
  - Added timeout mechanism when waiting certain states in transfer driver.
- Bug Fixes
  - Fixed the bug that, when working as a slave, instance that does not have FIFO may miss some rx data.
  - Fixed master RX data overflow issue by synchronizing transmit and receive process.
  - Fixed issue that slave should not share the same non-blocking initialization API and IRQ handler with master to prevent dead lock issue.
  - Fixed issue that callback should be invoked after all data is sent out to bus.
  - Added code in SPI\_SlaveTransferNonBlocking to empty rx buffer before initializing transfer.

## [2.0.5]

- Bug Fixes
  - Eliminated Pa082 warnings from SPI\_WriteNonBlocking and SPI\_GetStatusFlags.
  - Fixed MISRA issues.
    - \* Fixed issues 10.1, 10.3, 10.4, 10.7, 10.8, 11.9, 14.4, 17.7.

## [2.0.4]

- New Features
  - Supported 3-wire mode for SPI driver. Added new API SPI\_SetPinMode() to control the transfer direction of the single wire. For master instance, MOSI is selected as I/O pin. For slave instance, MISO is selected as I/O pin.
  - Added dummy data setup API to allow users to configure the dummy data to be transferred.

## [2.0.3]

- Bug Fixes
  - Fixed the potential interrupt race condition at high baudrate when calling API SPI\_MasterTransferNonBlocking.

## [2.0.2]

- New Features
  - Allowed users to set the transfer size for SPI\_TransferNoBlocking non-integer times of watermark.
  - Allowed users to define the dummy data. Users only need to define the macro SPI\_DUMMYDATA in applications.

#### [2.0.1]

- Bug Fixes
  - Fixed SPI\_Enable function parameter error.
  - Set the s\_dummy variable as static variable in fsl\_spi\_dma.c.
- Improvements
  - Optimized the code size while not using transactional API.
  - Improved performance in polling method.
  - Added #ifndef/#endif to allow users to change the default tx value at compile time.

#### [2.0.0]

• Initial version.

#### TPM

#### [2.3.5]

- New Feature
  - Added IRQ handler entry for TPM2.

#### [2.3.4]

- New Feature
  - Added common IRQ handler entry TPM\_DriverIRQHandler.

## [2.3.3]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

## [2.3.2]

- Bug Fixes
  - Fixed ERR008085 TPM writing the TPMx\_MOD or TPMx\_CnV registers more than once may fail when the timer is disabled.

## [2.3.1]

• Bug Fixes

 Fixed compilation error when macro FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL is 1.

## [2.3.0]

- Improvements
  - Create callback feature for TPM match and timer overflow interrupts.

## [2.2.4]

- Improvements
  - Add feature macros(FSL\_FEATURE\_TPM\_HAS\_GLOBAL\_TIME\_BASE\_EN, FSL\_FEATURE\_TPM\_HAS\_GLOBAL\_TIME\_BASE\_SYNC).

## [2.2.3]

- Improvements
  - Release peripheral from reset if necessary in init function.

## [2.2.2]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.4.

## [2.2.1]

- Bug Fixes
  - Fixed CCM issue by splitting function from TPM\_SetupPwm() function to reduce function complexity.
  - Fixed violations of MISRA C-2012 rule 17.7.

## [2.2.0]

- Improvements
  - Added TPM\_SetChannelPolarity to support select channel input/output polarity.
  - Added TPM\_EnableChannelExtTrigger to support enable external trigger input to be used by channel.
  - Added TPM\_CalculateCounterClkDiv to help calculates the counter clock prescaler.
  - Added TPM\_GetChannelValue to support get TPM channel value.
  - Added new TPM configuration.
    - \* syncGlobalTimeBase
    - \* extTriggerPolarity
    - \* chnlPolarity
  - Added new PWM signal configuration.
    - \* secPauseLevel
- Bug Fixes
  - Fixed TPM\_SetupPwm can't configure 0% combined PWM issues.

## [2.1.1]

- Improvements
  - Add feature macro for PWM pause level select feature.

## [2.1.0]

- Improvements
  - Added TPM\_EnableChannel and TPM\_DisableChannel APIs.
  - Added new PWM signal configuration.
    - \* pauseLevel Support select output level when counter first enabled or paused.
    - \* enableComplementary Support enable/disable generate complementary PWM signal.
    - \* deadTimeValue Support deadtime insertion for each pair of channels in combined PWM mode.
- Bug Fixes
  - Fixed issues about channel MSnB:MSnA and ELSnB:ELSnA bit fields and CnV register change request acknowledgement. Writes to these bits are ignored when the interval between successive writes is less than the TPM clock period.

## [2.0.8]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.1, 10.4, 10.7 and 14.4.

## [2.0.7]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.4 and 17.7.

## [2.0.6]

- Bug Fixes
  - Fixed Out-of-bounds issue.

## [2.0.5]

- Bug Fixes
  - Fixed MISRA-2012 rules.
    - \* Rule 10.6, 10.7

## [2.0.4]

- Bug Fixes
  - Fixed ERR050050 in functions TPM\_SetupPwm/TPM\_UpdatePwmDutycycle. When TPM was configured in EPWM mode as PS = 0, the compare event was missed on the first reload/overflow after writing 1 to the CnV register.

## [2.0.3]

- Bug Fixes
  - MISRA-2012 issue fixed.
    - \* Fixed rules: rule-12.1, rule-17.7, rule-16.3, rule-14.4, rule-1.3, rule-10.4, rule-10.3, rule-10.7, rule-10.1, rule-10.6, and rule-18.1.

## [2.0.2]

- Bug Fixes
  - Fixed issues in functions TPM\_SetupPwm/TPM\_UpdateChnlEdgeLevelSelect /TPM\_SetupInputCapture/TPM\_SetupOutputCompare/TPM\_SetupDualEdgeCapture, wait acknowledgement when the channel is disabled.

## [2.0.1]

- Bug Fixes
  - Fixed TPM\_UpdateChnIEdgeLevelSelect ACK wait issue.
  - Fixed the issue that TPM\_SetupdualEdgeCapture could not set FILTER register.
  - Fixed TPM\_UpdateChnEdgeLevelSelect ACK wait issue.

## [2.0.0]

• Initial version.

#### UART

#### [2.5.1]

- Improvements
  - Use separate data for TX and RX in uart\_transfer\_t.
- Bug Fixes
  - Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling UART\_TransferReceiveNonBlocking, the received data count returned by UART\_TransferGetReceiveCount is wrong.

#### [2.5.0]

- New Features
  - Added APIs UART\_GetRxFifoCount/UART\_GetTxFifoCount to get rx/tx FIFO data count.
  - Added APIs UART\_SetRxFifoWatermark/UART\_SetTxFifoWatermark to set rx/tx FIFO water mark.
- Bug Fixes
  - Fixed bug of race condition during UART transfer using transactional APIs, by disabling and re-enabling the global interrupt before and after critical operations on interrupt enable registers.
  - Fixed DMA/eDMA transfer blocking issue by enabling tx idle interrupt after DMA/eDMA transmission finishes.

#### [2.4.0]

- New Features
  - Added APIs to configure 9-bit data mode, set slave address and send address.

## [2.3.0]

- Bug Fixes
  - Fixed the bug that, when framing/parity/noise/overflow flag or idle line detect flag is set, receive FIFO should be flushed to avoid FIFO pointer being in unknown state, since FIFO has no valid data.
- Improvements
  - Modified UART\_TransferHandleIRQ so that txState will be set to idle only when all data has been sent out to bus.
  - Modified UART\_TransferGetSendCount so that this API returns the real byte count that UART has sent out rather than the software buffer status.
  - Added timeout mechanism when waiting for certain states in transfer driver.

## [2.2.0]

- New Features
  - Added UART hardware FIFO enable/disable API.
- Improvements

- Added check for kUART\_TransmissionCompleteFlag in UART\_TransferHandleIRQ, UART\_SendEDMACallback and UART\_TransferSendDMACallback to ensure all the data would be sent out to bus.
- Bug Fixes
  - Eliminated IAR Pa082 warnings from UART\_TransferGetRxRingBufferLength, UART\_GetEnabledInterrupts, UART\_GetStatusFlags and UART\_TransferHandleIRQ.
  - Added code in UART\_ReadBlocking so that if more than one receiver errors occur, all status flags will be cleared and the most severe error status will be returned.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 14.4, 11.6, 17.7.

## [2.1.6]

- Bug Fixes
  - Fixed the issue of register's being in repeatedly reading status while performing the IRQ routine.

## [2.1.5]

- Improvements
  - Added hardware flow control function support.
  - Added idle-line-detecting feature in UART\_TransferNonBlocking function. If an idle line is detected, a callback will be triggered with status kStatus\_UART\_IdleLineDetected returned. This feature may be useful when the number of received bytes is less than the expected receive data size. Before triggering the callback, data in the FIFO is read out (if it has FIFO), and no interrupt will be disabled except for the case that the receive data size reaches 0.
  - Enabled the RX FIFO watermark function. With the idle-line-detecting feature enabled, you can set the watermark value to whatever you want (should not be bigger than the RX FIFO size). Data is then received and a callback will be triggered when data receive ends.

## [2.1.4]

- Improvements
  - Changed parameter type in UART\_RTOS\_Init() struct rtos\_uart\_config -> uart\_rtos\_config\_t.
- Bug Fixes
  - Disabled UART receive interrupt instead of global interrupt when reading data from ring buffer. With ring buffer used, receive nonblocking will disable global interrupt to protect the ring buffer. This has a negative effect on other IPs using interrupt.

## [2.1.3]

- New Features
  - Added RX framing error and parity error status check when using interrupt transfer.

## [2.1.2]

- Bug Fixes
  - Fixed baud rate fine adjust bug to make the computed baud rate more accurate.

## [2.1.1]

- Bug Fixes
  - Removed needless check of event flags and assert in UART\_RTOS\_Receive.
  - Always waited for RX event flag in UART\_RTOS\_Receive.

## [2.1.0]

- Improvements
  - Added transactional API.

## [2.0.0]

• Initial version.

## WDOG8

## [2.0.1]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.3, 10.4, 10.6, 10.7 and 11.9.
  - Fixed the issue of the inseparable process interrupted by other interrupt source.
    - \* WDOG8\_Refresh

## [2.0.0]

• Initial version.

# 1.6 Driver API Reference Manual

This section provides a link to the Driver API RM, detailing available drivers and their usage to help you integrate hardware efficiently.

MKE02Z4

# **1.7 Middleware Documentation**

Find links to detailed middleware documentation for key components. While not all onboard middleware is covered, this serves as a useful reference for configuration and development.

## 1.7.1 FreeMASTER

freemaster

# **Chapter 2**

# **MKE02Z4**

# 2.1 ACMP: Analog Comparator Driver

void ACMP\_Init(ACMP\_Type \*base, const acmp\_config\_t \*config)
Initialize the ACMP.

The default configuration can be got by calling ACMP\_GetDefaultConfig().

#### Parameters

- base ACMP peripheral base address.
- config Pointer to ACMP configuration structure.

void ACMP\_Deinit(ACMP\_Type \*base)

De-Initialize the ACMP.

#### Parameters

• base – ACMP peripheral basic address.

void ACMP\_GetDefaultConfig(acmp\_config\_t \*config)

Gets the default configuration for ACMP.

This function initializes the user configuration structure to default value. The default value are: Example:

config->enablePinOut = false; config->hysteresisMode = kACMP\_HysterisisLevel1;

#### **Parameters**

• config – Pointer to ACMP configuration structure.

static inline void ACMP\_Enable(ACMP\_Type \*base, bool enable) Enable/Disable the ACMP module.

#### **Parameters**

- base ACMP peripheral base address.
- enable Switcher to enable/disable ACMP module.

void ACMP\_EnableInterrupt(ACMP\_Type \*base, acmp\_interrupt\_mode\_t mode)

Enable the ACMP interrupt and determines the sensitivity modes of the interrupt trigger.

#### Parameters

• base – ACMP peripheral base address.

• mode – Select one interrupt mode to generate interrupt.

static inline void ACMP\_DisableInterrupt(ACMP\_Type \*base)

Disable the ACMP interrupt.

#### Parameters

• base – ACMP peripheral base address.

Configure the ACMP positive and negative input channel.

#### Parameters

- base ACMP peripheral base address.
- PositiveInput ACMP Positive Input Select. Refer to "acmp\_input\_channel\_selection\_t".
- negativeInout ACMP Negative Input Select. Refer to "acmp\_input\_channel\_selection\_t".

void ACMP\_SetDACConfig(ACMP\_Type \*base, const acmp\_dac\_config\_t \*config)

void ACMP\_EnableInputPin(ACMP\_Type \*base, uint32\_t mask, bool enable)

Enable/Disable ACMP input pin. The API controls if the corresponding ACMP external pin can be driven by an analog input.

#### Parameters

- base ACMP peripheral base address.
- mask The mask of the pin associated with channel ADx. Valid range is AD0:0x1U ~ AD3:0x4U. For example: If enable AD0, AD1 and AD2 pins, mask should be set to <math>0x7U(0x1 | 0x2 | 0x4).
- enable Switcher to enable/disable ACMP module.

static inline uint8\_t ACMP\_GetStatusFlags(ACMP\_Type \*base)

## Get ACMP status flags.

#### Parameters

• base – ACMP peripheral base address.

#### Returns

Flags' mask if indicated flags are asserted. See "\_acmp\_status\_flags".

static inline void ACMP\_ClearInterruptFlags(ACMP\_Type \*base)

Clear interrupts status flag.

## Parameters

• base – ACMP peripheral base address.

```
FSL_ACMP_DRIVER_VERSION
ACMP driver version 2.0.2.
```

 $enum\_acmp\_hysterisis\_mode$ 

Analog Comparator Hysterisis Selection.

Values:

enumerator kACMP\_HysterisisLevel1

ACMP hysterisis is 20mv. >

enumerator kACMP_HysterisisLevel2 ACMP hysterisis is 30mv. >
enum _acmp_reference_voltage_source DAC Voltage Reference source.
Values:
enumerator kACMP_VrefSourceVin1 The DAC selects Bandgap as the reference.
enumerator kACMP_VrefSourceVin2 The DAC selects VDDA as the reference.
enum _acmp_interrupt_mode The sensitivity modes of the interrupt trigger.
Values:
enumerator kACMP_OutputFallingInterruptMode ACMP interrupt on output falling edge. >
enumerator kACMP_OutputRisingInterruptMode ACMP interrupt on output rising edge. >
enumerator kACMP_OutputBothEdgeInterruptMode ACMP interrupt on output falling or rising edge. >
enum _acmp_input_channel_selection The ACMP input channel selection.
Values:
enumerator kACMP_ExternalReference0 External reference 0 is selected to as input channel. >
enumerator kACMP_ExternalReference1 External reference 1 is selected to as input channel. >
enumerator kACMP_ExternalReference2 External reference 2 is selected to as input channel. >
enumerator kACMP_InternalDACOutput Internal DAC putput is selected to as input channel. >
enum _acmp_status_flags The ACMP status flags.
Values:
enumerator kACMP_InterruptFlag ACMP interrupt on output valid edge. >
enumerator kACMP_OutputFlag
The current value of the analog comparator output. >
typedef enum _ <i>acmp_hysterisis_mode</i> acmp_hysterisis_mode_t Analog Comparator Hysterisis Selection.
typedef enum _ <i>acmp_reference_voltage_source</i> acmp_reference_voltage_source_t DAC Voltage Reference source.
<b>typedef enum</b> _ <i>acmp_interrupt_mode</i> acmp_interrupt_mode_t The sensitivity modes of the interrupt trigger.

typedef enum\_*acmp\_input\_channel\_selection* acmp\_input\_channel\_selection\_t The ACMP input channel selection.

typedef struct \_*acmp\_config* acmp\_config\_t Configuration for ACMP.

typedef struct \_*acmp\_dac\_config* acmp\_dac\_config\_t Configuration for Internal DAC.

struct \_acmp\_config
#include <fsl\_acmp.h> Configuration for ACMP.

## **Public Members**

**bool** enablePinOut

The comparator output is available on the associated pin.

 $acmp\_hysterisis\_mode\_t \ hysteresisMode$ 

Hysteresis mode.

struct \_acmp\_dac\_config
 #include <fsl\_acmp.h> Configuration for Internal DAC.

## **Public Members**

uint8\_t DACValue

Value for DAC Output Voltage. Available range is 0-63.

*acmp\_reference\_voltage\_source\_t* referenceVoltageSource Supply voltage reference source.

# 2.2 ADC: 12-bit Analog to Digital Converter Driver

## Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure. See "adc\_config\_t".
- void ADC\_Deinit(ADC\_Type \*base)

De-initialize the ADC module.

## Parameters

• base – ADC peripheral base address.

void ADC\_GetDefaultConfig(adc\_config\_t \*config)

Gets an available pre-defined settings for the converter's configuration.

This function initializes the converter configuration structure with available settings. The default values are as follows.

config->referenceVoltageSource = kADC\_ReferenceVoltageSourceAlt0; config->enableLowPower = false; config->enableLongSampleTime = false; config->clockDivider = kADC\_ClockDivider1; config->ResolutionMode = kADC\_Resolution8BitMode; config->clockSource = kADC\_ClockSourceAlt0;

#### Parameters

• config – Pointer to the configuration structure.

static inline void ADC\_EnableHardwareTrigger(ADC\_Type \*base, bool enable) Enable the hardware trigger mode.

#### Parameters

- base ADC peripheral base address.
- enable Switcher of the hardware trigger feature. "true" means enabled, "false" means not enabled.

#### Configure the hardware compare mode.

The compare function can be configured to check for an upper or lower limit. After the input is sampled and converted, the result is added to the complement of the compare value (ADC\_CV).

#### Parameters

- base ADC peripheral base address.
- config Pointer to "adc\_hardware\_compare\_config\_t" structure.

void ADC\_SetFifoConfig(ADC\_Type \*base, const adc\_fifo\_config\_t \*config)

Configure the Fifo mode.

The ADC module supports FIFO operation to minimize the interrupts to CPU in order to reduce CPU loading in ADC interrupt service routines. This module contains two FIFOs to buffer analog input channels and analog results respectively.

#### Parameters

- base ADC peripheral base address.
- config Pointer to "adc\_fifo\_config\_t" structure.

void ADC\_GetDefaultFIFOConfig(adc\_fifo\_config\_t \*config)

Gets an available pre-defined settings for the FIFO's configuration.

#### **Parameters**

• config – Pointer to the FIFO configuration structure, please refer to adc\_fifo\_config\_t for details.

void ADC\_SetChannelConfig(ADC\_Type \*base, const adc\_channel\_config\_t \*config)

Configures the conversion channel.

This operation triggers the conversion when in software trigger mode. When in hardware trigger mode, this API configures the channel while the external trigger source helps to trigger the conversion.

#### **Parameters**

- base ADC peripheral base address.
- config Pointer to "adc\_channel\_config\_t" structure.

bool ADC\_GetChannelStatusFlags(ADC\_Type \*base)

Get the status flags of channel.

#### Parameters

• base – ADC peripheral base address.

#### Returns

"True" means conversion has completed and "false" means conversion has not completed.

uint32\_t ADC\_GetStatusFlags(ADC\_Type \*base)

Get the ADC status flags.

#### Parameters

• base – ADC peripheral base address.

#### Returns

Flags' mask if indicated flags are asserted. See "\_adc\_status\_flags".

static inline void ADC\_EnableAnalogInput(ADC\_Type \*base, uint32\_t mask, bool enable)

Disables the I/O port control of the pins used as analog inputs.

When a pin control register bit is set, the following conditions are forced for the associated MCU pin: -The output buffer is forced to its high impedance state. -The input buffer is disabled. A read of the I/O port returns a zero for any pin with its input buffer disabled. -The pullup is disabled.

#### **Parameters**

- base ADC peripheral base address.
- mask The mask of the pin associated with channel ADx. Valid range is AD0:0x1U ~ AD15:0x8000U. For example: If enable AD0, AD1 and AD2 pins, mask should be set to 0x7U.
- enable The "true" means enabled, "false" means not enabled.

 $static\ inline\ uint 32\_t\ {\rm ADC\_GetChannelConversionValue}(ADC\_Type\ *base)$ 

Gets the conversion value.

#### Parameters

• base – ADC peripheral base address.

#### Returns

#### Conversion value.

static inline void ADC\_SetHardwareTriggerMaskMode(ADC\_Type \*base,

adc\_hardware\_trigger\_mask\_mode\_t
mode)

 $enum\_adc\_reference\_voltage\_source$ 

Reference voltage source.

Values:

enumerator kADC\_ReferenceVoltageSourceAlt0 Default voltage reference pin pair (VREFH/VREFL). >

enumerator kADC ReferenceVoltageSourceAlt1

Analog supply pin pair (VDDA/VSSA). >

 $enum\_{\rm adc\_clock\_divider}$ 

Clock divider for the converter.

Values:

```
enumerator kADC_ClockDivider1
         Divide ration = 1, and clock rate = Input clock. >
     enumerator kADC ClockDivider2
         Divide ration = 2, and clock rate = Input clock / 2. >
     enumerator kADC_ClockDivider4
         Divide ration = 3, and clock rate = Input clock / 4. >
     enumerator kADC ClockDivider8
         Divide ration = 4, and clock rate = Input clock / 8. >
enum adc resolution mode
     ADC converter resolution mode.
     Values:
     enumerator kADC Resolution8BitMode
         8-bit conversion (N = 8). >
     enumerator kADC Resolution10BitMode
         10-bit conversion (N = 10) >
     enumerator kADC Resolution12BitMode
         12-bit conversion (N = 12) >
enum adc clock source
     ADC input Clock source.
     Values:
     enumerator kADC_ClockSourceAlt0
         Bus clock. >
     enumerator kADC ClockSourceAlt1
         Bus clock divided by 2. >
     enumerator kADC ClockSourceAlt2
         Alternate clock (ALTCLK). >
     enumerator kADC ClockSourceAlt3
         Asynchronous clock (ADACK). >
enum adc compare mode
     Compare function mode.
     Values:
     enumerator kADC_CompareDisableMode
         Compare function disabled. >
     enumerator kADC CompareLessMode
         Compare triggers when input is less than compare level. >
     enumerator kADC_CompareGreaterOrEqualMode
         Compare triggers when input is greater than or equal to compare level. >
enum\_{\rm adc\_status\_flags}
     ADC status flags mask.
     Values:
     enumerator kADC ActiveFlag
         Indicates that a conversion is in progress. >
```

enumerator kADC_FifoEmptyFlag Indicates that ADC result FIFO have no valid new data. >
enumerator kADC_FifoFullFlag Indicates that ADC result FIFO is full. >
enum _adc_hardware_trigger_mask_mode Hardware tigger mask mode.
Values:
enumerator kADC_HWTriggerMaskDisableMode Hardware trigger mask disable and hardware trigger can trigger ADC conversion. >
enumerator kADC_HWTriggerMaskAutoMode Hardware trigger mask automatically when data fifo is not empty. >
enumerator kADC_HWTriggerMaskEnableMode Hardware trigger mask enable and hardware trigger cannot trigger ADC conversion. >
typedef enum_ <i>adc_reference_voltage_source</i> adc_reference_voltage_source_t Reference voltage source.
typedef enum _ <i>adc_clock_divider</i> adc_clock_divider_t Clock divider for the converter.
typedef enum _ <i>adc_resolution_mode</i> adc_resolution_mode_t ADC converter resolution mode.
typedef enum _ <i>adc_clock_source</i> adc_clock_source_t ADC input Clock source.
typedef enum _ <i>adc_compare_mode</i> adc_compare_mode_t Compare function mode.
typedef enum_ <i>adc_hardware_trigger_mask_mode</i> adc_hardware_trigger_mask_mode_t Hardware tigger mask mode.
typedef struct _ <i>adc_config</i> adc_config_t ADC converter configuration.
typedef struct _ <i>adc_hardware_compare_config</i> adc_hardware_compare_config_t ADC hardware comparison configuration.
typedef struct _ <i>adc_fifo_config</i> adc_fifo_config_t ADC FIFO configuration.
typedef struct _ <i>adc_channel_config</i> adc_channel_config_t ADC channel conversion configuration.
FSL_ADC_DRIVER_VERSION ADC driver version.
Version 2.1.0.
<pre>struct _adc_config #include <fsl_adc.h> ADC converter configuration.</fsl_adc.h></pre>

# **Public Members**

*adc\_reference\_voltage\_source\_t* referenceVoltageSource

Selects the voltage reference source used for conversions. >

 $bool \ {\rm enableLowPower}$ 

Enable low power mode. The power is reduced at the expense of maximum clock speed. >

bool enableLongSampleTime

Enable long sample time mode. >

adc\_clock\_divider\_t clockDivider
Select the divider of input clock source. >

adc\_resolution\_mode\_t ResolutionMode
 Select the sample resolution mode. >

*adc\_clock\_source\_t* clockSource

Select the input Clock source. >

struct \_adc\_hardware\_compare\_config

*#include <fsl\_adc.h>* ADC hardware comparison configuration.

# **Public Members**

 $uint32_t$  compareValue

Setting the compare value. The value are compared to the conversion result. >

adc\_compare\_mode\_t compareMode

Setting the compare mode. Refer to "adc\_compare\_mode\_t". >

 $struct\_adc\_fifo\_config$ 

*#include <fsl\_adc.h>* ADC FIFO configuration.

# **Public Members**

 $bool {\rm enableHWTriggerMultConv}$ 

The field is valid when FIFO is enabled.Enable hardware trigger multiple conversion. One hardware trigger pulse triggers multiple conversions in fifo mode. >

 $bool {\rm enable} {\rm Fifo} {\rm ScanMode}$ 

The field is valid when FIFO is enabled. Enable the FIFO scan mode. If enable, ADC will repeat using the first FIFO channel as the conversion channel until the result FIFO is fulfilled. >

 $bool \ {\rm enableCompareAndMode}$ 

The field is valid when FIFO is enabled. If enable, ADC will AND all of compare triggers and set COCO after all of compare triggers occur. If disable, ADC will OR all of compare triggers and set COCO after at least one of compare trigger occurs. >

 $uint32\_t ~{\rm FifoDepth}$ 

Setting the depth of FIFO. Depth of fifo is FifoDepth + 1. When FifoDepth = 0U, the FIFO is DISABLED. When FifoDepth is set to nonzero, the FIFO function is ENABLED and the depth is indicated by the FifoDepth field. >

# $struct\_adc\_channel\_config$

*#include <fsl\_adc.h>* ADC channel conversion configuration.

# **Public Members**

 $uint32\_t\ {\rm channelNumber}$ 

Setting the conversion channel number. The available range is 0-31. See channel connection information for each chip in Reference Manual document.

 $bool {\rm enableContinuousConversion}$ 

enables continuous conversions. >

 $bool {\it enableInterruptOnConversionCompleted}$ 

Generate an interrupt request once the conversion is completed.

# 2.3 Clock Driver

enum clock name Clock name used to get clock frequency. Values: enumerator kCLOCK CoreSysClk Core/system clock enumerator kCLOCK PlatClk Platform clock enumerator kCLOCK BusClk Bus clock enumerator kCLOCK FlashClk Flash clock enumerator kCLOCK Osc0ErClk OSC0 external reference clock (OSC0ERCLK) enumerator kCLOCK ICSFixedFreqClk ICS fixed frequency clock (ICSFFCLK) enumerator kCLOCK ICSInternalRefClk ICS internal reference clock (ICSIRCLK) enumerator kCLOCK ICSFllClk ICSFLLCLK enumerator kCLOCK ICSOutClk ICS Output clock enumerator kCLOCK LpoClk LPO clock enum clock ip name Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock. Values: enumerator kCLOCK\_IpInvalid enumerator kCLOCK\_I2c0 enumerator kCLOCK\_Uart0 enumerator kCLOCK Uart1

enumerator kCLOCK\_Uart2

enumerator kCLOCK\_Acmp0

enumerator kCLOCK\_Acmp1

enumerator kCLOCK\_Spi0

enumerator kCLOCK\_Spi1

enumerator kCLOCK\_Irq0

enumerator  $kCLOCK\_Kbi0$ 

 $enumerator \rm kCLOCK\_Kbi1$ 

enumerator  $kCLOCK\_Adc0$ 

enumerator  $kCLOCK\_Crc0$ 

enumerator kCLOCK\_Ftm0

enumerator  $\rm kCLOCK\_Ftm1$ 

enumerator  $\rm kCLOCK\_Ftm2$ 

enumerator kCLOCK\_Pit0

enumerator  $kCLOCK\_Rtc0$ 

 $enum\_{\rm osc\_work\_mode}$ 

OSC work mode.

# Values:

enumerator kOSC\_ModeExt OSC source from external clock.

enumerator kOSC\_ModeOscLowPower Oscillator low freq low power.

enumerator kOSC\_ModeOscHighGain Oscillator low freq high gain.

# $enum\_osc\_enable\_mode$

OSC enable mode.

# Values:

enumerator kOSC\_Enable Enable.

enumerator kOSC\_EnableInStop Enable in stop mode.

#### $enum\_ics\_fll\_src$

ICS FLL reference clock source select.

Values:

enumerator kICS\_FllSrcExternal External reference clock is selected

enumerator kICS\_FllSrcInternal The slow internal reference clock is selected

enum _ics_clkout_src ICSOUT clock source.
Values:
enumerator kICS_ClkOutSrcFll Output of the FLL is selected (reset default)
enumerator kICS_ClkOutSrcInternal Internal reference clock is selected, FLL is bypassed
enumerator kICS_ClkOutSrcExternal External reference clock is selected, FLL is bypassed
ICS status
Values:
enumerator kStatus_ICS_ModeUnreachable Can't switch to target mode.
enumerator kStatus_ICS_SourceUsed Can't change the clock source because it is in use.
enum _ics_irclk_enable_mode ICS internal reference clock (ICSIRCLK) enable mode definition.
Values:
enumerator kICS_IrclkDisable ICSIRCLK disable.
enumerator kICS_IrclkEnable ICSIRCLK enable.
enumerator kICS_IrclkEnableInStop ICSIRCLK enable in stop mode.
enum _ics_mode ICS mode definitions.
Values:
enumerator kICS_ModeFEI FEI - FLL Engaged Internal
enumerator kICS_ModeFBI FBI - FLL Bypassed Internal
enumerator kICS_ModeBILP BILP - Bypassed Low Power Internal
enumerator kICS_ModeFEE FEE - FLL Engaged External
enumerator kICS_ModeFBE FBE - FLL Bypassed External
enumerator kICS_ModeBELP BELP - Bypassed Low Power External
enumerator kICS_ModeError Unknown mode

typedef enum \_clock\_name clock\_name\_t

Clock name used to get clock frequency.

typedef enum \_clock\_ip\_name clock\_ip\_name\_t

Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

 $typedef \ struct\_sim\_clock\_config \ sim\_clock\_config\_t$ 

SIM configuration structure for clock setting.

typedef struct \_osc\_config  $osc\_config_t$ 

OSC Initialization Configuration Structure.

Defines the configuration data structure to initialize the OSC. When porting to a new board, set the following members according to the board setting:

a. freq: The external frequency.

b. workMode: The OSC module mode.

c. enableMode: The OSC enable mode.

typedef enum \_ics\_fll\_src ics\_fll\_src\_t

ICS FLL reference clock source select.

 $typedef enum\_ics\_clkout\_src\_t$ 

ICSOUT clock source.

 $typedef\,enum\_\mathit{ics\_mode\_t}$ 

ICS mode definitions.

typedef struct \_ics\_config  $\rm ics\_config\_t$ 

ICS configuration structure.

When porting to a new board, set the following members according to the board setting:

- a. icsMode: ICS mode
- b. irClkEnableMode: ICSIRCLK enable mode
- c. rDiv: If the FLL uses the external reference clock, set this value to ensure that the external reference clock divided by rDiv is in the 31.25 kHz to 39.0625 kHz range.
- d. bDiv, this divider determine the ISCOUT clock

volatile uint $32_t g_{tal}$ 

External XTAL0 (OSC0) clock frequency.

The XTAL0/EXTAL0 (OSC0) clock frequency in Hz. When the clock is set up, use the function CLOCK\_SetXtal0Freq to set the value in the clock driver. For example, if XTAL0 is 8 MHz:

```
CLOCK_InitOsc0(...);
CLOCK_SetXtal0Freq(8000000)
```

This is important for the multicore platforms where only one core needs to set up the OSC0 using the CLOCK\_InitOsc0. All other cores need to call the CLOCK\_SetXtal0Freq to get a valid clock frequency.

static inline void CLOCK\_EnableClock(clock\_ip\_name\_t name)

Enable the clock for specific IP.

# Parameters

• name – Which clock to enable, see clock\_ip\_name\_t.

static inline void CLOCK\_DisableClock(clock\_ip\_name\_t name)

Disable the clock for specific IP.

# Parameters

• name – Which clock to disable, see clock\_ip\_name\_t.

 $static \ in line \ void \ {\rm CLOCK\_SetBusClkDiv}(uint 32\_t \ busDiv)$ 

clock divider

Set the SIM\_BUSDIV. Carefully configure the SIM\_BUSDIV to avoid bus/flash clock frequency higher than 24MHZ.

# Parameters

• busDiv – bus clock output divider value.

uint32\_t CLOCK\_GetFreq(*clock\_name\_t* clockName)

Gets the clock frequency for a specific clock name.

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock\_name\_t. The ICS must be properly configured before using this function.

# Parameters

clockName – Clock names defined in clock\_name\_t

# Returns

Clock frequency value in Hertz

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetCoreSysClkFreq}(void)$ 

Get the core clock or system clock frequency.

# Returns

Clock frequency in Hz.

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetBusClkFreq}(void)$ 

Get the bus clock frequency.

# Returns

Clock frequency in Hz.

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetFlashClkFreq}(void)$ 

Get the flash clock frequency.

# Returns

Clock frequency in Hz.

 $uint32\_t\ {\rm CLOCK\_GetOsc0ErClkFreq}(void)$ 

Get the OSC0 external reference clock frequency (OSC0ERCLK).

# Returns

Clock frequency in Hz.

void CLOCK\_SetSimConfig(sim\_clock\_config\_t const \*config)

Set the clock configure in SIM module.

This function sets system layer clock settings in SIM module.

# Parameters

• config – Pointer to the configure structure.

 $static\ inline\ void\ {\rm CLOCK\_SetSimSafeDivs}(void)$ 

Set the system clock dividers in SIM to safe value.

The system level clocks (core clock, bus clock, and flash clock) must be in allowed ranges. During ICS clock mode switch, the ICS output clock changes then the system level clocks may be out of range. This function could be used before ICS mode change, to make sure system level clocks are in allowed range.

FSL\_CLOCK\_DRIVER\_VERSION

CLOCK driver version 2.2.3.

```
SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY
```

UART\_CLOCKS

Clock ip name array for UART.

ADC\_CLOCKS

Clock ip name array for ADC16.

IRQ\_CLOCKS

Clock ip name array for IRQ.

KBI\_CLOCKS

Clock ip name array for KBI.

SPI\_CLOCKS

Clock ip name array for SPI.

I2C\_CLOCKS

Clock ip name array for I2C.

FTM\_CLOCKS

Clock ip name array for FTM.

ACMP\_CLOCKS

Clock ip name array for CMP.

CRC\_CLOCKS

Clock ip name array for CRC.

PIT\_CLOCKS

Clock ip name array for PIT.

RTC\_CLOCKS

Clock ip name array for RTC.

LPO\_CLK\_FREQ

LPO clock frequency.

- ${\rm CLK\_GATE\_REG\_OFFSET\_SHIFT}$
- ${\rm CLK\_GATE\_REG\_OFFSET\_MASK}$
- CLK\_GATE\_BIT\_SHIFT\_SHIFT

CLK\_GATE\_BIT\_SHIFT\_MASK

CLK\_GATE\_DEFINE(reg\_offset, bit\_shift)

 ${\rm CLK\_GATE\_ABSTRACT\_REG\_OFFSET}(x)$ 

 ${\rm CLK\_GATE\_ABSTRACT\_BITS\_SHIFT}(x)$ 

# $uint32\_t\ {\rm CLOCK\_GetICSOutClkFreq}(void)$

Gets the ICS output clock (ICSOUTCLK) frequency.

This function gets the ICS output clock frequency in Hz based on the current ICS register value.

# Returns

The frequency of ICSOUTCLK.

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetFllFreq}(void)$ 

Gets the ICS FLL clock (ICSFLLCLK) frequency.

This function gets the ICS FLL clock frequency in Hz based on the current ICS register value. The FLL is enabled in FEI/FBI/FEE/FBE mode and disabled in low power state in other modes.

# Returns

The frequency of ICSFLLCLK.

 $uint32\_t \ \mathrm{CLOCK\_GetInternalRefClkFreq}(void)$ 

Gets the ICS internal reference clock (ICSIRCLK) frequency.

This function gets the ICS internal reference clock frequency in Hz based on the current ICS register value.

# Returns

The frequency of ICSIRCLK.

uint32\_t CLOCK\_GetICSFixedFreqClkFreq(void)

Gets the ICS fixed frequency clock (ICSFFCLK) frequency.

This function gets the ICS fixed frequency clock frequency in Hz based on the current ICS register value.

# Returns

The frequency of ICSFFCLK.

static inline void CLOCK\_SetLowPowerEnable(bool enable)

Enables or disables the ICS low power.

Enabling the ICS low power disables the PLL and FLL in bypass modes. In other words, in FBE and PBE modes, enabling low power sets the ICS to BELP mode. In FBI and PBI modes, enabling low power sets the ICS to BILP mode. When disabling the ICS low power, the PLL or FLL are enabled based on ICS settings.

# Parameters

• enable – True to enable ICS low power, false to disable ICS low power.

static inline void CLOCK\_SetInternalRefClkConfig(uint8\_t enableMode)

Configures the Internal Reference clock (ICSIRCLK).

This function sets the ICSIRCLK base on parameters. This function also sets whether the ICSIRCLK is enabled in stop mode.

# Parameters

• enableMode – ICSIRCLK enable mode, OR'ed value of \_ICS\_irclk\_enable\_mode.

- kStatus\_ICS\_SourceUsed Because the internal reference clock is used as a clock source, the configuration should not be changed. Otherwise, a glitch occurs.
- kStatus\_Success ICSIRCLK configuration finished successfully.

 $static \ in line \ void \ {\rm CLOCK\_SetFllExtRefDiv}(uint8\_t \ rdiv)$ 

Set the FLL external reference clock divider value.

Sets the FLL external reference clock divider value, the register ICS\_C1[RDIV]. Resulting frequency must be in the range 31.25KHZ to 39.0625KHZ.

# Parameters

• rdiv – The FLL external reference clock divider value, ICS\_C1[RDIV].

static inline void CLOCK\_SetOsc0MonitorMode(bool enable)

Sets the OSC0 clock monitor mode.

This function sets the OSC0 clock monitor mode. See ics\_monitor\_mode\_t for details.

# Parameters

• enable – True to enable clock monitor, false to disable clock monitor.

void CLOCK\_InitOsc0(osc\_config\_t const \*config)

Initializes the OSC0.

This function initializes the OSC0 according to the board configuration.

# Parameters

• config – Pointer to the OSC0 configuration structure.

 $void \ \mathrm{CLOCK\_DeinitOsc0}(void)$ 

Deinitializes the OSC0.

This function deinitializes the OSCO.

static inline void CLOCK\_SetXtal0Freq(uint32\_t freq)

Sets the XTAL0 frequency based on board settings.

# **Parameters**

• freq – The XTAL0/EXTAL0 input clock frequency in Hz.

static inline void CLOCK\_SetOsc0Enable(uint8\_t enable)

Sets the OSC enable.

# **Parameters**

• enable – osc enable mode.

 $\textit{ics\_mode\_t} ~ \mathrm{CLOCK\_GetMode}(\textit{void})$ 

Gets the current ICS mode.

This function checks the ICS registers and determines the current ICS mode.

# Returns

Current ICS mode or error code; See ics\_mode\_t.

 $\textit{status\_t} \ \mathrm{CLOCK\_SetFeiMode}(uint8\_t \ bDiv)$ 

Sets the ICS to FEI mode.

This function sets the ICS to FEI mode. If setting to FEI mode fails from the current mode, this function returns an error.

# Parameters

• bDiv – bus clock divider

- ${\rm kStatus\_ICS\_ModeUnreachable}$  Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.

 $\textit{status\_t} \ \mathrm{CLOCK\_SetFeeMode}(\textit{uint8\_t} \ \textit{bDiv}, \textit{uint8\_t} \ \textit{rDiv})$ 

Sets the ICS to FEE mode.

This function sets the ICS to FEE mode. If setting to FEE mode fails from the current mode, this function returns an error.

# Parameters

- bDiv bus clock divider
- rDiv FLL reference clock divider setting, RDIV.

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- $\rm kStatus\_Success$  Switched to the target mode successfully.

# $\textit{status\_t} \ \mathrm{CLOCK\_SetFbiMode}(uint8\_t \ bDiv)$

Sets the ICS to FBI mode.

This function sets the ICS to FBI mode. If setting to FBI mode fails from the current mode, this function returns an error.

# Parameters

- bDiv - bus clock divider

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.s

status\_t CLOCK\_SetFbeMode(uint8\_t bDiv, uint8\_t rDiv)

# Sets the ICS to FBE mode.

This function sets the ICS to FBE mode. If setting to FBE mode fails from the current mode, this function returns an error.

# Parameters

- bDiv bus clock divider
- rDiv FLL reference clock divider setting, RDIV.

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.

# status\_t CLOCK\_SetBilpMode(uint8\_t bDiv)

Sets the ICS to BILP mode.

This function sets the ICS to BILP mode. If setting to BILP mode fails from the current mode, this function returns an error.

# Parameters

• bDiv – bus clock divider

- +  $\rm kStatus\_ICS\_ModeUnreachable$  Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.

# $\textit{status\_t} \ \mathrm{CLOCK\_SetBelpMode}(uint8\_t \ bDiv)$

Sets the ICS to BELP mode.

This function sets the ICS to BELP mode. If setting to BELP mode fails from the current mode, this function returns an error.

# Parameters

• bDiv – bus clock divider

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- ${\rm kStatus\_Success}$  Switched to the target mode successfully.

status\_t CLOCK\_BootToFeiMode(uint8\_t bDiv)

Sets the ICS to FEI mode during system boot up.

This function sets the ICS to FEI mode from the reset mode. It can also be used to set up ICS during system boot up.

# Parameters

• bDiv – bus clock divider.

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.
- status\_t CLOCK\_BootToFeeMode(uint8\_t bDiv, uint8\_t rDiv)

Sets the ICS to FEE mode during system bootup.

This function sets ICS to FEE mode from the reset mode. It can also be used to set up the ICS during system boot up.

# Parameters

- bDiv bus clock divider.
- rDiv FLL reference clock divider setting, RDIV.

# **Return values**

- +  $\rm kStatus\_ICS\_ModeUnreachable$  Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.

# status\_t CLOCK\_BootToBilpMode(uint8\_t bDiv)

Sets the ICS to BILP mode during system boot up.

This function sets the ICS to BILP mode from the reset mode. It can also be used to set up the ICS during system boot up.

# Parameters

• bDiv – bus clock divider.

# **Return values**

- +  ${\rm kStatus\_ICS\_SourceUsed}$  Could not change ICSIRCLK setting.
- kStatus\_Success Switched to the target mode successfully.

# status\_t CLOCK\_BootToBelpMode(uint8\_t bDiv)

Sets the ICS to BELP mode during system boot up.

This function sets the ICS to BELP mode from the reset mode. It can also be used to set up the ICS during system boot up.

# Parameters

• bDiv – bus clock divider.

# **Return values**

- kStatus\_ICS\_ModeUnreachable Could not switch to the target mode.
- kStatus\_Success Switched to the target mode successfully.

status\_t CLOCK\_SetIcsConfig(ics\_config\_t const \*config)

Sets the ICS to a target mode.

This function sets ICS to a target mode defined by the configuration structure. If switching to the target mode fails, this function chooses the correct path.

**Note:** If the external clock is used in the target mode, ensure that it is enabled. For example, if the OSC0 is used, set up OSC0 correctly before calling this function.

#### **Parameters**

• config – Pointer to the target ICS mode configuration structure.

#### Returns

Return kStatus\_Success if switched successfully; Otherwise, it returns an error code \_ICS\_status.

#### uint32\_t busDiv

SIM\_BUSDIV.

uint8\_t busClkPrescaler

A option prescaler for bus clock

uint32 t freq

External clock frequency.

 $uint8\_t \; \mathrm{workMode}$ 

OSC work mode setting.

#### $uint8\_t \ {\rm enableMode}$

Configuration for OSCERCLK.

#### ics\_mode\_t icsMode

ICS mode.

#### $uint8\_t~{\rm irClkEnableMode}$

ICSIRCLK enable mode.

#### $uint8\_t \; \mathrm{rDiv}$

Divider for external reference clock, ICS\_C1[RDIV].

# $uint8\_t \; \mathrm{bDiv}$

Divider for ICS output clock ICS\_C2[BDIV].

# ICS\_CONFIG\_CHECK\_PARAM

Configures whether to check a parameter in a function.

Some ICS settings must be changed with conditions, for example:

- a. ICSIRCLK settings, such as the source, divider, and the trim value should not change when ICSIRCLK is used as a system clock source.
- b. ICS\_C7[OSCSEL] should not be changed when the external reference clock is used as a system clock source. For example, in FBE/BELP/PBE modes.

c. The users should only switch between the supported clock modes.

ICS functions check the parameter and ICS status before setting, if not allowed to change, the functions return error. The parameter checking increases code size, if code size is a critical requirement, change ICS\_CONFIG\_CHECK\_PARAM to 0 to disable parameter checking.

FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL

Configure whether driver controls clock.

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

**Note:** All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

#### $struct\_sim\_clock\_config$

*#include <fsl\_clock.h>* SIM configuration structure for clock setting.

 $struct \_osc\_config$ 

*#include <fsl\_clock.h>* OSC Initialization Configuration Structure.

Defines the configuration data structure to initialize the OSC. When porting to a new board, set the following members according to the board setting:

- a. freq: The external frequency.
- b. workMode: The OSC module mode.
- c. enableMode: The OSC enable mode.

# $struct\_ics\_config$

*#include <fsl\_clock.h>* ICS configuration structure.

When porting to a new board, set the following members according to the board setting:

- a. icsMode: ICS mode
- b. irClkEnableMode: ICSIRCLK enable mode
- c. rDiv: If the FLL uses the external reference clock, set this value to ensure that the external reference clock divided by rDiv is in the 31.25 kHz to 39.0625 kHz range.
- d. bDiv, this divider determine the ISCOUT clock

# 2.4 CRC: Cyclic Redundancy Check Driver

```
FSL_CRC_DRIVER_VERSION
```

CRC driver version. Version 2.0.4.

Current version: 2.0.4

Change log:

- Version 2.0.4
  - Release peripheral from reset if necessary in init function.
- Version 2.0.3
  - Fix MISRA issues
- Version 2.0.2

- Fix MISRA issues
- Version 2.0.1
  - move DATA and DATALL macro definition from header file to source file

enum \_crc\_bits

CRC bit width.

Values:

enumerator kCrcBits16

Generate 16-bit CRC code

enumerator kCrcBits32 Generate 32-bit CRC code

 $enum\_crc\_result$ 

CRC result type.

Values:

enumerator kCrcFinalChecksum

CRC data register read value is the final checksum. Reflect out and final xor protocol features are applied.

 $enumerator \ \mathrm{kCrcIntermediateChecksum}$ 

CRC data register read value is intermediate checksum (raw value). Reflect out and final xor protocol feature are not applied. Intermediate checksum can be used as a seed for CRC\_Init() to continue adding data to this checksum.

typedef enum \_*crc\_bits* crc\_bits\_t

CRC bit width.

typedef enum \_*crc\_result* crc\_result\_t CRC result type.

typedef struct \_crc\_config  $\operatorname{crc}\_\operatorname{config}\_t$ 

CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

void CRC\_Init(CRC\_Type \*base, const crc\_config\_t \*config)

Enables and configures the CRC peripheral module.

This function enables the clock gate in the SIM module for the CRC peripheral. It also configures the CRC module and starts a checksum computation by writing the seed.

# Parameters

- base CRC peripheral address.
- config CRC module configuration structure.

static inline void CRC\_Deinit(CRC\_Type \*base)

Disables the CRC peripheral module.

This function disables the clock gate in the SIM module for the CRC peripheral.

# Parameters

• base – CRC peripheral address.

void CRC\_GetDefaultConfig(crc\_config\_t \*config)

Loads default values to the CRC protocol configuration structure.

Loads default values to the CRC protocol configuration structure. The default values are as follows.

config->polynomial = 0x1021; config->seed = 0xFFFF; config->reflectIn = false; config->reflectOut = false; config->complementChecksum = false; config->crcBits = kCrcBits16; config->crcResult = kCrcFinalChecksum;

#### **Parameters**

• config – CRC protocol configuration structure.

void CRC\_WriteData(CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize)

Writes data to the CRC module.

Writes input data buffer bytes to the CRC data register. The configured type of transpose is applied.

#### Parameters

- base CRC peripheral address.
- data Input data stream, MSByte in data[0].
- dataSize Size in bytes of the input data buffer.

uint32\_t CRC\_Get32bitResult(CRC\_Type \*base)

Reads the 32-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

#### Parameters

• base – CRC peripheral address.

#### Returns

An intermediate or the final 32-bit checksum, after configured transpose and complement operations.

uint16\_t CRC\_Get16bitResult(CRC\_Type \*base)

Reads a 16-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

#### **Parameters**

• base – CRC peripheral address.

#### Returns

An intermediate or the final 16-bit checksum, after configured transpose and complement operations.

# $CRC\_DRIVER\_USE\_CRC16\_CCIT\_FALSE\_AS\_DEFAULT$

Default configuration structure filled by CRC\_GetDefaultConfig(). Use CRC16-CCIT-FALSE as defeault.

 $struct\_crc\_config$ 

*#include <fsl\_crc.h>* CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

# **Public Members**

uint32\_t polynomial

CRC Polynomial, MSBit first. Example polynomial: 0x1021 = 1\_0000\_0010\_0001 = x^12+x^5+1

 $uint32\_t \; {\rm seed}$ 

Starting checksum value

 $bool \ {\rm reflectIn}$ 

Reflect bits on input.

 $bool \ {\rm reflectOut}$ 

Reflect bits on output.

 $bool \ {\rm complement} Check {\rm sum}$ 

True if the result shall be complement of the actual checksum.

crc\_bits\_t crcBits

Selects 16- or 32- bit CRC protocol.

 $crc\_result\_t$  crcResult

Selects final or intermediate checksum return from CRC\_Get16bitResult() or CRC\_Get32bitResult()

# 2.5 FGPIO Driver

void FGPIO\_PortInit(gpio\_port\_num\_t port)

Initializes the FGPIO peripheral.

This function ungates the FGPIO clock.

# Parameters

port – FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...

void FGPIO\_PinInit(gpio\_port\_num\_t port, uint8\_t pin, const gpio\_pin\_config\_t \*config)
Initializes a FGPIO pin used by the board.

To initialize the FGPIO driver, define a pin configuration, as either input or output, in the user file. Then, call the FGPIO\_PinInit() function.

This is an example to define an input pin or an output pin configuration:

```
Define a digital input pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalInput,
    0,
}
Define a digital output pin configuration,
gpio_pin_config_t config =
    {
    kGPIO_DigitalOutput,
    0,
}
```

# Parameters

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- \* pin FGPIO port pin number
- config FGPIO pin configuration pointer

void FGPIO\_PinWrite(gpio\_port\_num\_t port, uint8\_t pin, uint8\_t output)

Sets the output level of the multiple FGPIO pins to the logic 1 or 0.

# Parameters

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- pin FGPIO pin number
- output FGPIOpin output logic level.
  - 0: corresponding pin output low-logic level.
  - 1: corresponding pin output high-logic level.

void FGPIO\_PortSet(gpio\_port\_num\_t port, uint8\_t mask)

Sets the output level of the multiple FGPIO pins to the logic 1.

# **Parameters**

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- mask FGPIO pin number macro

void FGPIO\_PortClear(gpio\_port\_num\_t port, uint8\_t mask)

Sets the output level of the multiple FGPIO pins to the logic 0.

# Parameters

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- mask FGPIO pin number macro

void FGPIO\_PortToggle(gpio\_port\_num\_t port, uint8\_t mask)

Reverses the current output logic of the multiple FGPIO pins.

# Parameters

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- mask FGPIO pin number macro

uint32\_t FGPIO\_PinRead(*gpio\_port\_num\_t* port, uint8\_t pin)

Reads the current input value of the FGPIO port.

# Parameters

- port FGPIO PORT number, see "gpio\_port\_num\_t". For each group FGPIO (FGPIOA, FGPIOB,etc) control registers, they handles four PORT number controls. FGPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. FGPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~7 ... PTH 0 ~ 7. ...
- pin FGPIO pin number

# **Return values**

FGPIO – port input value

- 0: corresponding pin input low-logic level.
- 1: corresponding pin input high-logic level.

# 2.6 FTMRx Flash Driver

 $enum\_{\rm flash\_driver\_version\_constants}$ 

Flash driver version for ROM.

Values:

enumerator kFLASH\_DriverVersionName Flash driver version name.

enumerator kFLASH\_DriverVersionMajor Major flash driver version.

enumerator kFLASH\_DriverVersionMinor Minor flash driver version.

enumerator kFLASH\_DriverVersionBugfix Bugfix for flash driver version.

MAKE\_VERSION(major, minor, bugfix) Constructs the version number for drivers.

FSL\_FLASH\_DRIVER\_VERSION Flash driver version for SDK. Version 2.1.2.

Flash driver status codes.

Values:

enumerator kStatus\_FLASH\_Success API is executed successfully

 $enumerator \ kStatus\_FLASH\_InvalidArgument$ 

Invalid argument

enumerator kStatus\_FLASH\_SizeError

Error size

enumerator kStatus\_FLASH\_AlignmentError Parameter is not aligned with the specified baseline

enumerator kStatus\_FLASH\_AddressError Address is out of range enumerator kStatus FLASH AccessError Invalid instruction codes and out-of bound addresses enumerator kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas enumerator kStatus\_FLASH\_CommandFailure Run-time error during command execution. enumerator kStatus\_FLASH\_UnknownProperty Unknown property. enumerator kStatus FLASH EraseKeyError API erase key is invalid. enumerator kStatus FLASH RegionExecuteOnly The current region is execute-only.  $enumerator \ kStatus\_FLASH\_ExecuteInRamFunctionNotReady$ Execute-in-RAM function is not available. enumerator kStatus FLASH PartitionStatusUpdateFailure Failed to update partition status. enumerator kStatus\_FLASH\_SetFlexramAsEepromError Failed to set FlexRAM as EEPROM. enumerator kStatus FLASH RecoverFlexramAsRamError Failed to recover FlexRAM as RAM. enumerator kStatus FLASH SetFlexramAsRamError Failed to set FlexRAM as RAM. enumerator kStatus FLASH RecoverFlexramAsEepromError Failed to recover FlexRAM as EEPROM. enumerator kStatus\_FLASH\_CommandNotSupported Flash API is not supported. enumerator kStatus\_FLASH\_SwapSystemNotInUninitialized Swap system is not in an uninitialzed state. enumerator kStatus FLASH SwapIndicatorAddressError The swap indicator address is invalid. enumerator kStatus\_FLASH\_ReadOnlyProperty The flash property is read-only. enumerator kStatus\_FLASH\_InvalidPropertyValue The flash property value is out of range. enumerator kStatus\_FLASH\_InvalidSpeculationOption The option of flash prefetch speculation is invalid. enumerator kStatus FLASH ClockDivider Flash clock prescaler is wrong  $enumerator \ kStatus\_FLASH\_EepromDoubleBitFault$ A double bit fault was detected in the stored parity. enumerator kStatus\_FLASH\_EepromSingleBitFault A single bit fault was detected in the stored parity.

kStatusGroupGeneric

Flash driver status group.

 ${\bf k} Status Group Flash Driver$ 

# MAKE\_STATUS(group, code)

Constructs a status code value from a group and a code number.

# $enum\_{\rm flash}\_{\rm driver}\_{\rm api}\_{\rm keys}$

Enumeration for Flash driver API keys.

**Note:** The resulting value is built with a byte order such that the string being readable in expected order when viewed in a hex editor, if the value is treated as a 32-bit little endian value.

#### Values:

enumerator kFLASH\_ApiEraseKey

Key value used to validate all flash erase APIs.

```
FOUR_CHAR_CODE(a, b, c, d)
```

Constructs the four character code for the Flash driver API key.

# status\_t FLASH\_Init(flash\_config\_t \*config)

Initializes the global flash properties structure members.

This function checks and initializes the Flash module for the other Flash APIs.

# Parameters

• config – Pointer to the storage for the driver runtime state.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_ClockDivider Flash clock prescaler is wrong.
- $\bullet\$  kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.

status\_t FLASH\_SetCallback(flash\_config\_t \*config, flash\_callback\_t callback)
Sets the desired flash callback function.

# Parameters

- config Pointer to the storage for the driver runtime state.
- callback A callback function to be stored in the driver.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- +  $kStatus_FLASH_InvalidArgument An invalid argument is provided.$

# status\_t FLASH\_PrepareExecuteInRamFunctions(flash\_config\_t \*config)

# Prepares flash execute-in-RAM functions.

# Parameters

• config – Pointer to the storage for the driver runtime state.

# **Return values**

• kStatus\_FLASH\_Success – API was executed successfully.

• kStatus\_FLASH\_InvalidArgument – An invalid argument is provided.

status\_t FLASH\_EraseAll(flash\_config\_t \*config, uint32\_t key)

Erases entire flash.

# Parameters

- config Pointer to the storage for the driver runtime state.
- key A value used to validate all flash erase APIs.

#### **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_EraseKeyError API erase key is invalid.
- $\bullet$  kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during command execution.
- $\bullet$  kStatus\_FLASH\_EepromSingleBitFault EEPROM single bit fault error code.
- $\bullet$  kStatus\_FLASH\_EepromDoubleBitFault EEPROM double bit fault error code.

Erases the flash sectors encompassed by parameters passed into function.

This function erases the appropriate number of flash sectors based on the desired start address and length.

#### Parameters

- config The pointer to the storage for the driver runtime state.
- start The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned.
- lengthInBytes The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.
- key The value used to validate all flash erase APIs.

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AlignmentError The parameter is not aligned with the specified baseline.
- kStatus\_FLASH\_AddressError The address is out of range.
- $\bullet~{\rm kStatus\_FLASH\_EraseKeyError}$  The API erase key is invalid.
- $kStatus_FLASH_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.$

- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.

Erases the eeprom sectors encompassed by parameters passed into function.

This function erases the appropriate number of eeprom sectors based on the desired start address and length.

#### Parameters

- config The pointer to the storage for the driver runtime state.
- start The start address of the desired eeprom memory to be erased. The start address does not need to be sector-aligned but must be word-aligned.
- lengthInBytes The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.
- key The value used to validate all eeprom erase APIs.

#### **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AlignmentError The parameter is not aligned with the specified baseline.
- kStatus\_FLASH\_AddressError The address is out of range.
- kStatus\_FLASH\_EraseKeyError The API erase key is invalid.
- kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.

status\_t FLASH\_EraseAllUnsecure(flash\_config\_t \*config, uint32\_t key)

Erases the entire flash, including protected sectors.

# Parameters

- config Pointer to the storage for the driver runtime state.
- key A value used to validate all flash erase APIs.

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_EraseKeyError API erase key is invalid.
- $kStatus_FLASH_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.$

- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- ${\rm kStatus\_FLASH\_CommandFailure}$  Run-time error during command execution.
- $\bullet$  kStatus\_FLASH\_EepromSingleBitFault EEPROM single bit fault error code.
- $\bullet$  kStatus\_FLASH\_EepromDoubleBitFault EEPROM double bit fault error code.

status\_t FLASH\_Program(flash\_config\_t \*config, uint32\_t start, uint32\_t \*src, uint32\_t
lengthInBytes)

Programs flash with data at locations passed in through parameters.

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

#### Parameters

- config A pointer to the storage for the driver runtime state.
- start The start address of the desired flash memory to be programmed. Must be word-aligned.
- ${\rm src}$  A pointer to the source buffer of data that is to be programmed into the flash.
- lengthInBytes The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AlignmentError Parameter is not aligned with the specified baseline.
- kStatus\_FLASH\_AddressError Address is out of range.
- kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError-Invalid instruction codes and out-of bounds addresses.$
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.

status\_t FLASH\_ProgramOnce(flash\_config\_t \*config, uint32\_t index, uint32\_t \*src, uint32\_t
lengthInBytes)

Programs Program Once Field through parameters.

This function programs the Program Once Field with the desired data for a given flash area as determined by the index and length.

# Parameters

• config – A pointer to the storage for the driver runtime state.

- index The index indicating which area of the Program Once Field to be programmed.
- ${\rm src}$  A pointer to the source buffer of data that is to be programmed into the Program Once Field.
- lengthInBytes The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- $\rm kStatus\_FLASH\_ExecuteInRamFunctionNotReady$  Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError-Invalid instruction codes and out-of bounds addresses.$
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- $\rm kStatus\_FLASH\_CommandFailure$  Run-time error during the command execution.

# status\_t FLASH\_EepromWrite(flash\_config\_t \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)

Programs the EEPROM with data at locations passed in through parameters.

This function programs the emulated EEPROM with the desired data for a given flash area as determined by the start address and length.

# Parameters

- config A pointer to the storage for the driver runtime state.
- start The start address of the desired flash memory to be programmed. Must be word-aligned.
- ${\rm src}$  A pointer to the source buffer of data that is to be programmed into the flash.
- lengthInBytes The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AddressError Address is out of range.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- $\bullet$  kStatus\_FLASH\_EepromSingleBitFault EEPROM single bit fault error code.
- $\bullet$  kStatus\_FLASH\_EepromDoubleBitFault EEPROM double bit fault error code.

# status\_t FLASH\_ReadOnce(flash\_config\_t \*config, uint32\_t index, uint32\_t \*dst, uint32\_t lengthInBytes)

Reads the Program Once Field through parameters.

This function reads the read once feild with given index and length.

# **Parameters**

- config A pointer to the storage for the driver runtime state.
- index The index indicating the area of program once field to be read.
- ${\rm dst}$  A pointer to the destination buffer of data that is used to store data to be read.
- lengthInBytes The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.

status\_t FLASH\_GetSecurityState(flash\_config\_t \*config, flash\_security\_state\_t \*state)
Returns the security state via the pointer passed into the function.

This function retrieves the current flash security status, including the security enabling state and the backdoor key enabling state.

#### Parameters

- config A pointer to storage for the driver runtime state.
- state A pointer to the value returned for the current security status code:

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.

# status\_t FLASH\_SecurityBypass(flash\_config\_t \*config, const uint8\_t \*backdoorKey)

Allows users to bypass security with a backdoor key.

If the MCU is in secured state, this function unsecures the MCU by comparing the provided backdoor key with ones in the flash configuration field.

#### Parameters

- config A pointer to the storage for the driver runtime state.
- backdoorKey A pointer to the user buffer containing the backdoor key.

- kStatus\_FLASH\_Success API was executed successfully.
- +  $kStatus_FLASH_InvalidArgument An invalid argument is provided.$
- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.

- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- $\rm kStatus\_FLASH\_CommandFailure$  Run-time error during the command execution.

status\_t FLASH\_VerifyEraseAll(flash\_config\_t \*config, flash\_margin\_value\_t margin)
Verifies erasure of the entire flash at a specified margin level.

This function checks whether the flash is erased to the specified read margin level.

# Parameters

- config A pointer to the storage for the driver runtime state.
- margin Read margin choice.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- $kStatus_FLASH_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.$
- $\rm kStatus\_FLASH\_AccessError-Invalid instruction codes and out-of bounds addresses.$
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.
- $\bullet$  kStatus\_FLASH\_EepromSingleBitFault EEPROM single bit fault error code.
- $\bullet$  kStatus\_FLASH\_EepromDoubleBitFault EEPROM double bit fault error code.

# 

Verifies an erasure of the desired flash area at a specified margin level.

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

# Parameters

- config A pointer to the storage for the driver runtime state.
- margin Read margin choice.
- start The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned.
- lengthInBytes The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AlignmentError Parameter is not aligned with specified baseline.
- kStatus\_FLASH\_AddressError Address is out of range.

- $\bullet$  kStatus\_FLASH\_ExecuteInRamFunctionNotReady Execute-in-RAM function is not available.
- $\rm kStatus\_FLASH\_AccessError$  Invalid instruction codes and out-of bounds addresses.
- kStatus\_FLASH\_ProtectionViolation The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure Run-time error during the command execution.

Returns the protection state of the desired flash area via the pointer passed into the function.

This function retrieves the current flash protect status for a given flash area as determined by the start address and length.

# Parameters

- config A pointer to the storage for the driver runtime state.
- $\operatorname{start}$  The start address of the desired flash memory to be checked. Must be word-aligned.
- lengthInBytes The length, given in bytes (not words or long-words) to be checked. Must be word-aligned.
- ${\rm protection\_state-A}$  pointer to the value returned for the current protection status code for the desired flash area.

# **Return values**

- $kStatus\_FLASH\_Success API$  was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- kStatus\_FLASH\_AlignmentError Parameter is not aligned with specified baseline.
- kStatus\_FLASH\_AddressError The address is out of range.

# Returns the desired flash property.

# Parameters

- config A pointer to the storage for the driver runtime state.
- whichProperty The desired property from the list of properties in enum flash\_property\_tag\_t
- value A pointer to the value returned for the desired flash property.

# **Return values**

- $kStatus\_FLASH\_Success API$  was executed successfully.
- +  $kStatus_FLASH_InvalidArgument An invalid argument is provided.$
- +  $kStatus\_FLASH\_UnknownProperty An unknown property tag.$

Sets the desired flash property.

# Parameters

- config A pointer to the storage for the driver runtime state.
- ${\rm whichProperty}$  The desired property from the list of properties in enum flash\_property\_tag\_t
- value A to set for the desired flash property.

# **Return values**

- $\bullet~{\rm kStatus\_FLASH\_Success}$  API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- \*  $kStatus\_FLASH\_UnknownProperty An unknown property tag.$
- kStatus\_FLASH\_InvalidPropertyValue An invalid property value.
- kStatus\_FLASH\_ReadOnlyProperty An read-only property tag.

status\_t FLASH\_PflashSetProtection(flash\_config\_t \*config, pflash\_protection\_status\_t
\*protectStatus)

Sets the PFlash Protection to the intended protection status.

# Parameters

- config A pointer to storage for the driver runtime state.
- $\operatorname{protectStatus}$  The expected protect status to set to the PFlash protection register.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- $\rm kStatus\_FLASH\_CommandFailure$  Run-time error during command execution.

status\_t FLASH\_PflashGetProtection(flash\_config\_t \*config, pflash\_protection\_status\_t
\*protectStatus)

Gets the PFlash protection status.

# Parameters

- config A pointer to the storage for the driver runtime state.
- protectStatus Protect status returned by the PFlash IP.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.

status\_t FLASH\_EepromSetProtection(flash\_config\_t \*config, uint8\_t protectStatus)
Sets the EEPROM protection to the intended protection status.

# Parameters

- config A pointer to the storage for the driver runtime state.
- $\operatorname{protectStatus}$  The expected protect status to set to the EEPROM protection register.

- $kStatus\_FLASH\_Success API$  was executed successfully.
- +  $kStatus\_FLASH\_InvalidArgument An invalid argument is provided.$
- kStatus\_FLASH\_CommandNotSupported Flash API is not supported.

• kStatus\_FLASH\_CommandFailure – Run-time error during command execution.

status\_t FLASH\_EepromGetProtection(flash\_config\_t \*config, uint8\_t \*protectStatus)
Gets the EEPROM protection status.

# Parameters

- config A pointer to the storage for the driver runtime state.
- protectStatus EEPROM Protect status returned by the EEPROM IP.

# **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidArgument An invalid argument is provided.
- $\bullet \ {\rm kStatus\_FLASH\_CommandNotSupported} Flash \ API \ is \ not \ supported.$

# $status\_t \ {\rm FLASH\_PflashSetPrefetchSpeculation} (flash\_prefetch\_speculation\_status\_t \ * speculationStatus)$

Sets the PFlash prefetch speculation to the intended speculation status.

# Parameters

• speculationStatus – The expected protect status to set to the PFlash protection register. Each bit is

#### **Return values**

- kStatus\_FLASH\_Success API was executed successfully.
- kStatus\_FLASH\_InvalidSpeculationOption An invalid speculation option argument is provided.

# status\_t FLASH\_PflashGetPrefetchSpeculation(flash\_prefetch\_speculation\_status\_t \*speculationStatus)

Gets the PFlash prefetch speculation status.

# Parameters

• speculationStatus – Speculation status returned by the PFlash IP.

# **Return values**

 $\rm kStatus\_FLASH\_Success-API$  was executed successfully.

# FLASH\_SSD\_CONFIG\_ENABLE\_EEPROM\_SUPPORT

Indicates whether to support EEPROM in the Flash driver.

# Enables the EEPROM support.

FLASH\_SSD\_IS\_EEPROM\_ENABLED

Indicates whether the EEPROM is enabled in the Flash driver.

# $FLASH\_SSD\_CONFIG\_ENABLE\_SECONDARY\_FLASH\_SUPPORT$

Indicates whether to support Secondary flash in the Flash driver.

Enables the secondary flash support by default.

# FLASH\_SSD\_IS\_SECONDARY\_FLASH\_ENABLED

Indicates whether the secondary flash is supported in the Flash driver.

# FLASH\_DRIVER\_IS\_FLASH\_RESIDENT

Flash driver location.

Used for the flash resident application.

FLASH_DRIVER_IS_EXPORTED Flash Driver Export option.
Used for the MCUXpresso SDK application.
FLASH_ENABLE_STALLING_FLASH_CONTROLLER Enable flash stalling controller.
enum _flash_user_margin_value Enumeration for supported flash user margin levels.
Values:
enumerator kFLASH_ReadMarginValueNormal Use the 'normal' read level for 1s.
enumerator kFLASH_UserMarginValue1 Apply the 'User' margin to the normal read-1 level.
enumerator kFLASH_UserMarginValue0 Apply the 'User' margin to the normal read-0 level.
enum _flash_factory_margin_value Enumeration for supported factory margin levels.
Values:
enumerator kFLASH_FactoryMarginValue1 Apply the 'Factory' margin to the normal read-1 level.
enumerator kFLASH_FactoryMarginValue0 Apply the 'Factory' margin to the normal read-0 level.
enum _flash_margin_value Enumeration for supported flash margin levels.
Values:
enumerator kFLASH_MarginValueNormal Use the 'normal' read level for 1s.
enumerator kFLASH_MarginValueUser
Apply the 'User' margin to the normal read-1 level.
enumerator kFLASH_MarginValueFactory Apply the 'Factory' margin to the normal read-1 level.
enumerator kFLASH_MarginValueInvalid Not real margin level, Used to determine the range of valid margin level.
enum _flash_security_state Enumeration for the three possible flash security states.
Values:
enumerator kFLASH_SecurityStateNotSecure Flash is not secure.
enumerator kFLASH_SecurityStateBackdoorEnabled Flash backdoor is enabled.
enumerator kFLASH_SecurityStateBackdoorDisabled Flash backdoor is disabled.

enum flash protection state Enumeration for the three possible flash protection levels. Values: enumerator kFLASH ProtectionStateUnprotected Flash region is not protected. enumerator kFLASH ProtectionStateProtected Flash region is protected. enumerator kFLASH ProtectionStateMixed Flash is mixed with protected and unprotected region. enum flash property tag Enumeration for various flash properties. Values: enumerator kFLASH\_PropertyPflashSectorSize Pflash sector size property. enumerator kFLASH PropertyPflashTotalSize Pflash total size property. enumerator kFLASH\_PropertyPflashBlockSize Pflash block size property. enumerator kFLASH PropertyPflashBlockCount Pflash block count property. enumerator kFLASH\_PropertyPflashBlockBaseAddr Pflash block base address property. enumerator kFLASH PropertyPflashFacSupport Pflash fac support property. enumerator kFLASH\_PropertyEepromTotalSize EEPROM total size property. enumerator kFLASH PropertyFlashMemoryIndex Flash memory index property. enumerator kFLASH PropertyFlashCacheControllerIndex Flash cache controller index property. enumerator kFLASH PropertyEepromBlockBaseAddr EEPROM block base address property. enumerator kFLASH PropertyEepromSectorSize EEPROM sector size property. enumerator kFLASH PropertyEepromBlockSize EEPROM block size property. enumerator kFLASH PropertyEepromBlockCount EEPROM block count property. enumerator kFLASH PropertyFlashClockFrequency Flash peripheral clock property.

Constants for execute-in-RAM flash function. \_flash\_execute\_in\_ram\_function\_constants. *Values:* 

enumerator kFLASH_ExecuteInRamFunctionMaxSizeInWords The maximum size of execute-in-RAM function.
enumerator kFLASH_ExecuteInRamFunctionTotalNum Total number of execute-in-RAM functions.
enum _flash_memory_index Enumeration for the flash memory index.
Values:
enumerator kFLASH_MemoryIndexPrimaryFlash Current flash memory is primary flash.
enumerator kFLASH_MemoryIndexSecondaryFlash Current flash memory is secondary flash.
enum _flash_cache_controller_index Enumeration for the flash cache controller index.
Values:
enumerator kFLASH_CacheControllerIndexForCore0 Current flash cache controller is for core 0.
enumerator kFLASH_CacheControllerIndexForCore1 Current flash cache controller is for core 1.
enum _flash_prefetch_speculation_option Enumeration for the two possible options of flash prefetch speculation
Values:
$enumerator \ \rm kFLASH\_prefetchSpeculationOptionEnable$
enumerator kFLASH_prefetchSpeculationOptionDisable
enum _flash_cache_clear_process Flash cache clear process code.
Values:
enumerator kFLASH_CacheClearProcessPre Pre flash cache clear process.
enumerator kFLASH_CacheClearProcessPost Post flash cache clear process.
typedef enum _ <i>flash_user_margin_value</i> flash_user_margin_value_t Enumeration for supported flash user margin levels.
typedef enum _ <i>flash_factory_margin_value</i> flash_factory_margin_value_t Enumeration for supported factory margin levels.
typedef enum _ <i>flash_margin_value</i> flash_margin_value_t Enumeration for supported flash margin levels.
typedef enum _ <i>flash_security_state</i> flash_security_state_t Enumeration for the three possible flash security states.
typedef enum _ <i>flash_protection_state</i> flash_protection_state_t Enumeration for the three possible flash protection levels.
typedef enum _ <i>flash_property_tag</i> flash_property_tag_t Enumeration for various flash properties.

- typedef struct \_*pflash\_protection\_status* pflash\_protection\_status\_t PFlash protection status - full.
- typedef enum \_*flash\_memory\_index* flash\_memory\_index\_t Enumeration for the flash memory index.
- typedef enum \_*flash\_cache\_controller\_index* flash\_cache\_controller\_index\_t Enumeration for the flash cache controller index.
- typedef void (\*flash\_callback\_t)(void) A callback type used for the Pflash block.
- typedef enum\_*flash\_prefetch\_speculation\_option* flash\_prefetch\_speculation\_option\_t Enumeration for the two possible options of flash prefetch speculation.
- typedef struct \_*flash\_prefetch\_speculation\_status* flash\_prefetch\_speculation\_status\_t Flash prefetch speculation status.
- typedef enum\_*flash\_cache\_clear\_process* flash\_cache\_clear\_process\_t Flash cache clear process code.
- typedef struct\_*flash\_protection\_config* flash\_protection\_config\_t Active flash protection information for the current operation.
- typedef struct \_*flash\_operation\_config* flash\_operation\_config\_t Active flash information for the current operation.
- typedef struct\_flash\_execute\_in\_ram\_function\_config flash\_execute\_in\_ram\_function\_config\_t Flash execute-in-RAM function information.
- $typedef \ struct \_\mathit{flash\_config} \ \mathrm{flash\_config\_t}$

Flash driver state information.

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

struct \_\_pflash\_\_protection\_\_status
#include <fsl\_flash.h> PFlash protection status - full.

# **Public Members**

uint8\_t fprotvalue FPROT[7:0].

struct \_flash\_prefetch\_speculation\_status
 #include <fsl\_flash.h> Flash prefetch speculation status.

# **Public Members**

*flash\_prefetch\_speculation\_option\_t* instructionOption Instruction speculation.

*flash\_prefetch\_speculation\_option\_t* dataOption Data speculation.

struct \_flash\_protection\_config
 #include <fsl\_flash.h> Active flash protection information for the current operation.

uint32\_t lowRegionStart Start address of flash protection low region.

uint32\_t lowRegionEnd End address of flash protection low region.

uint32\_t highRegionStart Start address of flash protection high region.

uint32\_t highRegionEnd End address of flash protection high region.

struct \_flash\_operation\_config
 #include <fsl\_flash.h> Active flash information for the current operation.

# **Public Members**

uint32\_t convertedAddress A converted address for the current flash type. uint32\_t activeSectorSize A sector size of the current flash type.

uint32\_t activeBlockSize A block size of the current flash type.

uint32\_t blockWriteUnitSize The write unit size.

uint32\_t sectorCmdAddressAligment An erase sector command address alignment.

uint32\_t sectionCmdAddressAligment A program/verify section command address alignment.

uint32\_t programCmdAddressAligment A program flash command address alignment.

union function\_run\_command\_t
 #include <fsl\_flash.h> Flash execute-in-RAM command.

# **Public Members**

 $uint32\_t \; {\rm commadAddr}$ 

void (\*callFlashCommand)(volatile uint8\_t \*FTMRx\_fstat)

union function\_common\_bit\_operation\_t
 #include <fsl\_flash.h>

# **Public Members**

 $uint32\_t \ {\rm bitOperationAddr}$ 

void (\*callCommonBitOperationCommand)(volatile uint32\_t \*base, uint32\_t bitMask, uint32\_t bitShift, uint32\_t bitValue)

struct \_flash\_execute\_in\_ram\_function\_config
 #include <fsl\_flash.h> Flash execute-in-RAM function information.

# **Public Members**

 $uint 32\_t \rm ~active Function Count$ 

Number of available execute-in-RAM functions.

function\_run\_command\_t runCmdFuncAddr

Execute-in-RAM function: flash\_run\_command.

 $struct\_{\rm flash\_config}$ 

*#include <fsl\_flash.h>* Flash driver state information.

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

# **Public Members**

uint32\_t PFlashBlockBase

A base address of the first PFlash block

 $uint32_t$  PFlashTotalSize

The size of the combined PFlash block.

uint8\_t PFlashBlockCount

A number of PFlash blocks.

 $uint8\_t \; {\rm FlashMemoryIndex}$ 

0 - primary flash; 1 - secondary flash

- $uint8\_t \ {\rm FlashCacheControllerIndex}$ 
  - 0 Controller for core 0; 1 Controller for core 1
- $uint8\_t \; \mathrm{Reserved0}$

Reserved field 0

- uint32\_t PFlashSectorSize The size in bytes of a sector of PFlash.
- flash\_callback\_t PFlashCallback

The callback function for the flash API.

 $uint 32\_t \ * {\rm flashExecuteInRamFunctionInfo}$ 

An information structure of the flash execute-in-RAM function.

 $uint32\_t \; \mathrm{EEpromTotalSize}$ 

For the FlexNVM device, this is the size in bytes of the EEPROM area which was partitioned from FlexRAM For the non-FlexNVM device, this field is unused

 $uint32\_t \; \mathrm{EE promBlockBase}$ 

This is the base address of the Eeprom For the non-Eeprom device, this field is unused

 $uint8\_t \; \mathrm{EE promBlockCount}$ 

A number of EEPROM blocks. For the non-Eeprom device, this field is unused

 $uint8\_t \; \mathrm{EE promSectorSize}$ 

The size in bytes of a sector of EEPROM. For the non-Eeprom device, this field is unused

uint8\_t Reserved1[2]

Reserved field 1

uint32\_t PFlashClockFreq

The flash peripheral clock frequency

uint32\_t PFlashMarginLevel The margin level

# 2.7 FTM: FlexTimer Driver

status\_t FTM\_Init(FTM\_Type \*base, const ftm\_config\_t \*config)

Ungates the FTM clock and configures the peripheral for basic operation.

**Note:** This API should be called at the beginning of the application which is using the FTM driver. If the FTM instance has only TPM features, please use the TPM driver.

# Parameters

- base FTM peripheral base address
- config Pointer to the user configuration structure.

# Returns

kStatus\_Success indicates success; Else indicates failure.

```
void FTM_Deinit(FTM_Type *base)
```

Gates the FTM clock.

# Parameters

• base – FTM peripheral base address

# void FTM\_GetDefaultConfig(ftm\_config\_t \*config)

Fills in the FTM configuration structure with the default settings.

# The default values are:

config->prescale = kFTM\_Prescale\_Divide\_1; config->bdmMode = kFTM\_BdmMode\_0; config->pwmSyncMode = kFTM\_SoftwareTrigger; config->reloadPoints = 0; config->faultMode = kFTM\_Fault\_Disable; config->faultFilterValue = 0; config->deadTimePrescale = kFTM\_Deadtime\_Prescale\_1; config->deadTimeValue = 0; config->chalTimeValue = 0; config->chalTimeValue = 0; config->chnlInitState = 0; config->chnlPolarity = 0; config->useGlobalTimeBase = false; config->hwTriggerResetCount = false; config->swTriggerResetCount = true;

# Parameters

• config – Pointer to the user configuration structure.

static inline *ftm\_clock\_prescale\_t* FTM\_CalculateCounterClkDiv(FTM\_Type \*base, uint32\_t counterPeriod\_Hz, uint32\_t srcClock Hz)

brief Calculates the counter clock prescaler.

This function calculates the values for SC[PS] bit.

param base FTM peripheral base address param counterPeriod\_Hz The desired frequency in Hz which corresponding to the time when the counter reaches the mod value param srcClock\_Hz FTM counter clock in Hz

return Calculated clock prescaler value, see ftm\_clock\_prescale\_t.

Configures the PWM signal parameters.

Call this function to configure the PWM signal period, mode, duty cycle, and edge. Use this function to configure all FTM channels that are used to output a PWM signal.

# Parameters

- base FTM peripheral base address
- chnlParams Array of PWM channel parameters to configure the channel(s)
- $\operatorname{numOfChnls}$  Number of channels to configure; This should be the size of the array passed in
- ${\rm mode}$  PWM operation mode, options available in enumeration ftm\_pwm\_mode\_t
- pwmFreq\_Hz PWM signal frequency in Hz
- ${\rm srcClock\_Hz}$  FTM counter clock in Hz

# Returns

kStatus\_Success if the PWM setup was successful kStatus\_Error on failure

status\_t FTM\_UpdatePwmDutycycle(FTM\_Type \*base, ftm\_chnl\_t chnlNumber, ftm\_pwm\_mode\_t currentPwmMode, uint8\_t dutyCyclePercent)

Updates the duty cycle of an active PWM signal.

# Parameters

- base FTM peripheral base address
- chnlNumber The channel/channel pair number. In combined mode, this represents the channel pair number
- $\operatorname{currentPwmMode}$  The current PWM mode set during PWM setup
- dutyCyclePercent New PWM pulse width; The value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=active signal (100% duty cycle)

# Returns

kStatus\_Success if the PWM update was successful kStatus\_Error on failure

void FTM\_UpdateChnlEdgeLevelSelect(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber, uint8\_t level) Updates the edge level selection for a channel.

- base FTM peripheral base address
- chnlNumber The channel number
- level The level to be set to the ELSnB:ELSnA field; Valid values are 00, 01, 10, 11. See the Kinetis SoC reference manual for details about this field.

Configures the PWM mode parameters.

Call this function to configure the PWM signal mode, duty cycle in ticks, and edge. Use this function to configure all FTM channels that are used to output a PWM signal. Please note that: This API is similar with FTM\_SetupPwm() API, but will not set the timer period, and this API will set channel match value in timer ticks, not period percent.

# Parameters

- base FTM peripheral base address
- chnlParams Array of PWM channel parameters to configure the channel(s)
- $\operatorname{numOfChnls}$  Number of channels to configure; This should be the size of the array passed in
- ${\rm mode}$  PWM operation mode, options available in enumeration  $ftm\_pwm\_mode\_t$

# Returns

kStatus\_Success if the PWM setup was successful kStatus\_Error on failure

void FTM\_ConfigSinglePWM(FTM\_Type \*base, const *ftm\_chnl\_param\_t* \*chnlParams, *ftm\_chnl\_t* chnlNumber)

Configure FTM edge aligned PWM or center aligned PWM by each channel.

This function configure PWM signal by setting channel n value register. Need to invoke FTM\_SetInitialModuloValue to configure FTM period.

# Parameters

- base FTM peripheral base address
- chnlParams PWM configuration structure pointer.
- $\bullet {\rm ~chnlPairNumber}$  Channel number.

Configure FTM Combine PWM, Modified Combine PWM or Asymmetrical PWM by each channel pair.

This function configure PWM signal by setting channel n value register. Need to invoke FTM\_SetInitialModuloValue to configure FTM period.

# Parameters

- base FTM peripheral base address
- chnlParams PWM configuration structure pointer.
- chnlPairNumber Channel pair number, options are 0, 1, 2, 3.

void FTM\_SetupInputCapture(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber,

ftm\_input\_capture\_edge\_t captureMode, uint32\_t filterValue)

Enables capturing an input signal on the channel using the function parameters.

When the edge specified in the captureMode argument occurs on the channel, the FTM counter is captured into the CnV register. The user has to read the CnV register separately to get this value. The filter function is disabled if the filterVal argument passed in is 0. The filter function is available only for channels 0, 1, 2, 3.

# Parameters

• base – FTM peripheral base address

- chnlNumber The channel number
- captureMode Specifies which edge to capture
- filterValue Filter value, specify 0 to disable filter. Available only for channels 0-3.

# Configures the FTM to generate timed pulses.

When the FTM counter matches the value of compareVal argument (this is written into CnV reg), the channel output is changed based on what is specified in the compareMode argument.

# Parameters

- base FTM peripheral base address
- chnlNumber The channel number
- $\operatorname{compareMode}$  Action to take on the channel output when the compare condition is met
- compareValue Value to be programmed in the CnV register.

Configures the dual edge capture mode of the FTM.

This function sets up the dual edge capture mode on a channel pair. The capture edge for the channel pair and the capture mode (one-shot or continuous) is specified in the parameter argument. The filter function is disabled if the filterVal argument passed is zero. The filter function is available only on channels 0 and 2. The user has to read the channel CnV registers separately to get the capture values.

# Parameters

- base FTM peripheral base address
- chnlPairNumber The FTM channel pair number; options are 0, 1, 2, 3
- edgeParam Sets up the dual edge capture function
- filterValue Filter value, specify 0 to disable filter. Available only for channel pair 0 and 1.

# void FTM\_EnableInterrupts(FTM\_Type \*base, uint32\_t mask)

Enables the selected FTM interrupts.

# Parameters

- base FTM peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration ftm\_interrupt\_enable\_t

void FTM\_DisableInterrupts(FTM\_Type \*base, uint32\_t mask)

Disables the selected FTM interrupts.

- base FTM peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration ftm\_interrupt\_enable\_t

uint32\_t FTM\_GetEnabledInterrupts(FTM\_Type \*base)

Gets the enabled FTM interrupts.

# Parameters

• base – FTM peripheral base address

# Returns

The enabled interrupts. This is the logical OR of members of the enumeration ftm\_interrupt\_enable\_t

uint32\_t FTM\_GetInstance(FTM\_Type \*base)

Gets the instance from the base address.

# Parameters

• base – FTM peripheral base address

# Returns

The FTM instance

uint32\_t FTM\_GetStatusFlags(FTM\_Type \*base)

Gets the FTM status flags.

# Parameters

• base – FTM peripheral base address

# Returns

The status flags. This is the logical OR of members of the enumeration ftm\_status\_flags\_t

void FTM\_ClearStatusFlags(FTM\_Type \*base, uint32\_t mask)

Clears the FTM status flags.

# Parameters

- base FTM peripheral base address
- ${\rm mask}$  The status flags to clear. This is a logical OR of members of the enumeration ftm\_status\_flags\_t

static inline void FTM\_SetTimerPeriod(FTM\_Type \*base, uint32\_t ticks)

Sets the timer period in units of ticks.

Timers counts from 0 until it equals the count value set here. The count value is written to the MOD register.

# Note:

- a. This API allows the user to use the FTM module as a timer. Do not mix usage of this API with FTM's PWM setup API's.
- b. Call the utility macros provided in the fsl\_common.h to convert usec or msec to ticks.

# Parameters

- base FTM peripheral base address
- ${\rm ticks}$  A timer period in units of ticks, which should be equal or greater than 1.

static inline void FTM\_SetInitialModuloValue(FTM\_Type \*base, uint16\_t initialValue, uint16\_t moduloValue)

# Set initial value and modulo value for FTM.

- base FTM peripheral base address
- initialValue FTM counter initial value.
- moduloValue FTM counter modulo value.

static inline uint32\_t FTM\_GetCurrentTimerCount(FTM\_Type \*base)

Reads the current timer counting value.

This function returns the real-time timer counting value in a range from 0 to a timer period.

# Note: Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

# Parameters

• base – FTM peripheral base address

# Returns

The current counter value in ticks

Set channel match value for output.

# Parameters

- base FTM peripheral base address
- chnlNumber Channel to set.
- value Channel match value for output.

static inline uint32\_t FTM\_GetInputCaptureValue(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber) Reads the captured value.

This function returns the captured value of a FTM channel configured in input capture or dual edge capture mode.

Note: Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

# Parameters

- base FTM peripheral base address
- chnlNumber Channel to be read

# Returns

The captured FTM counter value of the input modes.

static inline void FTM\_StartTimer(FTM\_Type \*base, ftm\_clock\_source\_t clockSource)

Starts the FTM counter.

# Parameters

- base FTM peripheral base address
- clockSource FTM clock source; After the clock source is set, the counter starts running.

static inline void FTM\_StopTimer(FTM\_Type \*base)

# Stops the FTM counter.

# Parameters

• base – FTM peripheral base address

static inline uint32\_t FTM\_GetSoftwareOutputValue(FTM\_Type \*base)

Get channel software output status.

# Parameters

• base – FTM peripheral base address

# Returns

Status of channel software output, logical OR value of ftm\_channel\_index\_t.

static inline uint32\_t FTM\_GetSoftwareOutputEnable(FTM\_Type \*base)

Get channel software enable status.

# Parameters

• base – FTM peripheral base address

# Returns

Status of channel software enable, logical OR value of ftm\_channel\_index\_t.

static inline void FTM\_SetSoftwareOutputCtrl(FTM\_Type \*base, uint32\_t chnlEnable, uint32\_t chnlValue)

Enables or disables the channel software output control and set channel software output value.

# Parameters

- base FTM peripheral base address
- chnlEnable Channels to enable or disable software output control, logical OR of enumeration ftm\_channel\_index\_t members.
- chnlValue Channels output value, logical OR of enumeration ftm\_channel\_index\_t members

static inline void FTM\_SetSoftwareCtrlEnable(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber, bool value)

Enables or disables the channel software output control.

# Parameters

- base FTM peripheral base address
- chnlNumber Channel to be enabled or disabled
- value true: channel output is affected by software output control false: channel output is unaffected by software output control

static inline void FTM\_SetSoftwareCtrlVal(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber, bool value) Sets the channel software output control value.

# **Parameters**

- base FTM peripheral base address.
- chnlNumber Channel to be configured
- value true to set 1, false to set 0

This function enables/disables the fault control in a channel pair.

- base FTM peripheral base address
- chnlPairNumber The FTM channel pair number; options are 0, 1, 2, 3

-  $\operatorname{value}$  – true: Enable fault control for this channel pair; false: No fault control

static inline void FTM\_SetDeadTimeEnable(FTM\_Type \*base, *ftm\_chnl\_t* chnlPairNumber, bool value)

This function enables/disables the dead time insertion in a channel pair.

# Parameters

- base FTM peripheral base address
- chnlPairNumber The FTM channel pair number; options are 0, 1, 2, 3
- value true: Insert dead time in this channel pair; false: No dead time inserted

This function enables/disables complementary mode in a channel pair.

# Parameters

- base FTM peripheral base address
- chnlPairNumber The FTM channel pair number; options are 0, 1, 2, 3
- +  $\operatorname{value}$  true: enable complementary mode; false: disable complementary mode

static inline void  $FTM\_SetInvertEnable(FTM\_Type *base, ftm\_chnl\_t chnlPairNumber, bool value)$ 

This function enables/disables inverting control in a channel pair.

# **Parameters**

- base FTM peripheral base address
- chnlPairNumber The FTM channel pair number; options are 0, 1, 2, 3
- value true: enable inverting; false: disable inverting

Configures the parameters and activates the quadrature decoder mode.

# Parameters

- base FTM peripheral base address
- phaseAParams Phase A configuration parameters
- phaseBParams Phase B configuration parameters
- quadMode Selects encoding mode used in quadrature decoder mode

Sets the modulo values for Quad Decoder.

The modulo values configure the minimum and maximum values that the Quad decoder counter can reach. After the counter goes over, the counter value goes to the other side and decrease/increase again.

- base FTM peripheral base address.
- startValue The low limit value for Quad Decoder counter.

• overValue – The high limit value for Quad Decoder counter.

static inline uint32\_t FTM\_GetQuadDecoderCounterValue(FTM\_Type \*base) Gets the current Quad Decoder counter value.

# Parameters

• base – FTM peripheral base address.

# Returns

Current quad Decoder counter value.

 $static\ inline\ void\ {\rm FTM\_ClearQuadDecoderCounterValue}(FTM\_Type\ *base)$ 

Clears the current Quad Decoder counter value.

The counter is set as the initial value.

# Parameters

• base – FTM peripheral base address.

 ${\rm FSL\_FTM\_DRIVER\_VERSION}$ 

FTM driver version 2.7.1.

 $enum \_ {\rm ftm\_chnl}$ 

List of FTM channels.

Note:	Actual num	oer of available	channels is	SoC dependent
-------	------------	------------------	-------------	---------------

Values:

enumerator kFTM\_Chnl\_0 FTM channel number 0 enumerator kFTM Chnl 1 FTM channel number 1 enumerator kFTM Chnl 2 FTM channel number 2 enumerator kFTM Chnl 3 FTM channel number 3 enumerator kFTM Chnl 4 FTM channel number 4 enumerator kFTM\_Chnl\_5 FTM channel number 5 enumerator kFTM\_Chnl\_6 FTM channel number 6 enumerator kFTM Chnl 7 FTM channel number 7  $enum\_ftm\_fault\_input$ List of FTM faults. Values: enumerator kFTM Fault 0 FTM fault 0 input pin

enumerator kFTM\_Fault\_1

FTM fault 1 input pin

enumerator kFTM\_Fault\_2

FTM fault 2 input pin

enumerator kFTM\_Fault\_3 FTM fault 3 input pin

## $enum\_ftm\_pwm\_mode$

FTM PWM operation modes.

Values:

enumerator kFTM\_EdgeAlignedPwm Edge-aligned PWM

enumerator kFTM\_CenterAlignedPwm Center-aligned PWM

enumerator kFTM\_EdgeAlignedCombinedPwm Edge-aligned combined PWM

enumerator kFTM\_CenterAlignedCombinedPwm Center-aligned combined PWM

enumerator kFTM\_AsymmetricalCombinedPwm Asymmetrical combined PWM

# $enum\_ftm\_pwm\_level\_select$

FTM PWM output pulse mode: high-true, low-true or no output.

**Note:** kFTM\_NoPwmSignal: ELSnB:ELSnA = 0:0 kFTM\_LowTrue: ELSnB:ELSnA = 0:1 EPWM: Channel n output is forced low at counter overflow, forced high at channel n match. CPWM: Channel n output is forced low at channel n match when counting down, and forced high at channel n match when counting up. Combined PWM: Channel n output is forced high at channel n the channel n +1 match. It is forced low at the channel n match, kFTM\_HighTrue: ELSnB:ELSnA = 1:0 EPWM: Channel n output is forced high at counter overflow, forced low at channel n match. CPWM: Channel n output is forced high at channel n match when counting down, and forced low at channel n output is forced high at channel n match. kFTM\_HighTrue: ELSnB:ELSnA = 1:0 EPWM: Channel n output is forced high at channel n match when counting down, and forced low at channel n match when counting up. Combined PWM: Channel n output is forced high at channel n match when counting down, and forced low at channel n match when counting up. Combined PWM: Channel n output is forced high at channel n match. It is forced high at channel n match when counting down, and forced low at channel n match when counting up. Combined PWM: Channel n output is forced low at channel n match when counting up. Combined PWM: Channel n output is forced low at channel n match when counting up. Combined PWM: Channel n output is forced low at channel n match when counting up. Combined PWM: Channel n output is forced low at channel n match.

## Values:

enumerator kFTM\_NoPwmSignal No PWM output on pin

enumerator kFTM\_LowTrue Low true pulses

enumerator kFTM\_HighTrue High true pulses

enum \_ftm\_output\_compare\_mode

FlexTimer output compare mode.

Values:

enumerator kFTM\_NoOutputSignal No channel output when counter reaches CnV

```
enumerator kFTM_ToggleOnMatch
         Toggle output
     enumerator kFTM_ClearOnMatch
         Clear output
     enumerator kFTM_SetOnMatch
         Set output
enum __ftm_input_capture_edge
    FlexTimer input capture edge.
     Values:
    enumerator kFTM_RisingEdge
         Capture on rising edge only
     enumerator kFTM FallingEdge
         Capture on falling edge only
    enumerator kFTM RiseAndFallEdge
         Capture on rising or falling edge
enum _ftm_dual_edge_capture_mode
    FlexTimer dual edge capture modes.
     Values:
    enumerator \; \mathrm{kFTM\_OneShot}
         One-shot capture mode
     enumerator kFTM_Continuous
         Continuous capture mode
enum ftm quad decode mode
    FlexTimer quadrature decode modes.
     Values:
     enumerator kFTM_QuadPhaseEncode
         Phase A and Phase B encoding mode
     enumerator kFTM QuadCountAndDir
         Count and direction encoding mode
enum _ftm_phase_polarity
    FlexTimer quadrature phase polarities.
     Values:
    enumerator kFTM_QuadPhaseNormal
         Phase input signal is not inverted
     enumerator kFTM_QuadPhaseInvert
         Phase input signal is inverted
enum ftm deadtime prescale
    FlexTimer pre-scaler factor for the dead time insertion.
     Values:
     enumerator kFTM_Deadtime_Prescale_1
         Divide by 1
```

enumerator kFTM Deadtime Prescale 4 Divide by 4 enumerator kFTM\_Deadtime\_Prescale\_16 Divide by 16  $enum\_ftm\_clock\_source$ FlexTimer clock source selection. Values: enumerator kFTM\_SystemClock System clock selected enumerator kFTM FixedClock Fixed frequency clock enumerator kFTM ExternalClock External clock enum ftm clock prescale FlexTimer pre-scaler factor selection for the clock source. Values: enumerator kFTM\_Prescale\_Divide\_1 Divide by 1 enumerator kFTM\_Prescale\_Divide\_2 Divide by 2 enumerator kFTM\_Prescale\_Divide\_4 Divide by 4 enumerator kFTM Prescale Divide 8 Divide by 8 enumerator kFTM Prescale Divide 16 Divide by 16 enumerator kFTM Prescale Divide 32 Divide by 32 enumerator kFTM Prescale Divide 64 Divide by 64 enumerator kFTM Prescale Divide 128 Divide by 128 enum ftm bdm mode Options for the FlexTimer behaviour in BDM Mode. Values: enumerator kFTM BdmMode 0 FTM counter stopped, CH(n)F bit can be set, FTM channels in functional mode, writes to MOD,CNTIN and C(n)V registers bypass the register buffers enumerator kFTM BdmMode 1 FTM counter stopped, CH(n)F bit is not set, FTM channels outputs are forced to their

safe value, writes to MOD,CNTIN and C(n)V registers bypass the register buffers

enumerator kFTM_BdmMode_2 FTM counter stopped, CH(n)F bit is not set, FTM channels outputs are frozen when chip enters in BDM mode, writes to MOD,CNTIN and C(n)V registers bypass the register buffers
enumerator kFTM_BdmMode_3 FTM counter in functional mode, CH(n)F bit can be set, FTM channels in functional mode, writes to MOD,CNTIN and C(n)V registers is in fully functional mode
n _ftm_fault_mode Options for the FTM fault control mode.
Values:
enumerator kFTM_Fault_Disable Fault control is disabled for all channels
enumerator kFTM_Fault_EvenChnls Enabled for even channels only(0,2,4,6) with manual fault clearing
enumerator kFTM_Fault_AllChnlsMan Enabled for all channels with manual fault clearing
enumerator kFTM_Fault_AllChnlsAuto Enabled for all channels with automatic fault clearing
n _ftm_external_trigger FTM external trigger options.
Note: Actual available external trigger sources are SoC-specific
Values:
enumerator kFTM_Chnl0Trigger Generate trigger when counter equals chnl 0 CnV reg
enumerator kFTM_Chnl1Trigger Generate trigger when counter equals chnl 1 CnV reg
enumerator kFTM_Chnl2Trigger Generate trigger when counter equals chnl 2 CnV reg
enumerator kFTM_Chnl3Trigger Generate trigger when counter equals chnl 3 CnV reg
enumerator kFTM_Chnl4Trigger Generate trigger when counter equals chnl 4 CnV reg
enumerator kFTM_Chnl5Trigger Generate trigger when counter equals chnl 5 CnV reg
enumerator kFTM_Chnl6Trigger Available on certain SoC's, generate trigger when counter equals chnl 6 CnV reg
enumerator kFTM_Chnl7Trigger Available on certain SoC's, generate trigger when counter equals chnl 7 CnV reg
enumerator kFTM_InitTrigger

Generate Trigger when counter is updated with CNTIN

 $\begin{array}{l} \textbf{enumerator} \ \mathrm{kFTM\_ReloadInitTrigger} \\ \textbf{Available on certain SoC's, trigger on reload point} \end{array}$ 

enum \_ftm\_pwm\_sync\_method FlexTimer PWM sync options to update registers with buffer. Values: enumerator kFTM SoftwareTrigger Software triggers PWM sync enumerator kFTM HardwareTrigger 0 Hardware trigger 0 causes PWM sync enumerator kFTM HardwareTrigger 1 Hardware trigger 1 causes PWM sync enumerator kFTM HardwareTrigger 2 Hardware trigger 2 causes PWM sync enum ftm reload point FTM options available as loading point for register reload. Note: Actual available reload points are SoC-specific Values: enumerator kFTM Chnl0Match Channel 0 match included as a reload point enumerator kFTM Chnl1Match Channel 1 match included as a reload point enumerator kFTM Chnl2Match Channel 2 match included as a reload point enumerator kFTM Chnl3Match Channel 3 match included as a reload point enumerator kFTM Chnl4Match Channel 4 match included as a reload point enumerator kFTM Chnl5Match Channel 5 match included as a reload point enumerator kFTM Chnl6Match Channel 6 match included as a reload point enumerator kFTM Chnl7Match Channel 7 match included as a reload point enumerator kFTM CntMax Use in up-down count mode only, reload when counter reaches the maximum value enumerator kFTM CntMin Use in up-down count mode only, reload when counter reaches the minimum value enumerator kFTM\_HalfCycMatch Available on certain SoC's, half cycle match reload point enum ftm interrupt enable List of FTM interrupts.

Note: Actual available interrupts are SoC-specific

Values:
enumerator kFTM_Chnl0InterruptEnable Channel 0 interrupt
enumerator kFTM_Chnl1InterruptEnable Channel 1 interrupt
enumerator kFTM_Chnl2InterruptEnable Channel 2 interrupt
enumerator kFTM_Chnl3InterruptEnable Channel 3 interrupt
enumerator kFTM_Chnl4InterruptEnable Channel 4 interrupt
enumerator kFTM_Chnl5InterruptEnable Channel 5 interrupt
enumerator kFTM_Chnl6InterruptEnable Channel 6 interrupt
enumerator kFTM_Chnl7InterruptEnable Channel 7 interrupt
enumerator kFTM_FaultInterruptEnable Fault interrupt
enumerator kFTM_TimeOverflowInterruptEnable Time overflow interrupt
enumerator kFTM_ReloadInterruptEnable Reload interrupt; Available only on certain SoC's
enum _ftm_status_flags

List of FTM flags.

# Note: Actual available flags are SoC-specific

#### Values:

enumerator kFTM\_Chnl0Flag Channel 0 Flag enumerator kFTM\_Chnl1Flag Channel 1 Flag enumerator kFTM\_Chnl2Flag Channel 2 Flag enumerator kFTM\_Chnl3Flag Channel 3 Flag enumerator kFTM\_Chnl4Flag Channel 4 Flag enumerator kFTM\_Chnl5Flag Channel 5 Flag enumerator kFTM\_Chnl6Flag Channel 6 Flag

enumerator kFTM_Chnl7Flag Channel 7 Flag
enumerator kFTM_FaultFlag Fault Flag
enumerator kFTM_TimeOverflowFlag Time overflow Flag
enumerator kFTM_ChnlTriggerFlag Channel trigger Flag
enumerator kFTM_ReloadFlag Reload Flag; Available only on certain SoC's
enum _ftm_channel_index List of FTM channel index used in logic OR.
Values:
enumerator kFTM_Chnl0_Mask Channel 0 Mask
enumerator kFTM_Chnl1_Mask Channel 1 Mask
enumerator kFTM_Chnl2_Mask Channel 2 Mask
enumerator kFTM_Chnl3_Mask Channel 3 Mask
enumerator kFTM_Chnl4_Mask Channel 4 Mask
enumerator kFTM_Chnl5_Mask Channel 5 Mask
enumerator kFTM_Chnl6_Mask Channel 6 Mask
enumerator kFTM_Chnl7_Mask Channel 7 Mask
typedef enum _ <i>ftm_chnl</i> ftm_chnl_t
List of FTM channels.

# Note: Actual number of available channels is SoC dependent

- typedef enum \_ftm\_fault\_input ftm\_fault\_input\_t
  List of FTM faults.
  typedef enum \_ftm\_pwm\_mode ftm\_pwm\_mode\_t
  FTM PWM operation modes.
- typedef enum \_*ftm\_pwm\_level\_select* ftm\_pwm\_level\_select\_t FTM PWM output pulse mode: high-true, low-true or no output.

**Note:** kFTM\_NoPwmSignal: ELSnB:ELSnA = 0:0 kFTM\_LowTrue: ELSnB:ELSnA = 0:1 EPWM: Channel n output is forced low at counter overflow, forced high at channel n match. CPWM: Channel n output is forced low at channel n match when counting down, and forced

high at channel n match when counting up. Combined PWM: Channel n output is forced high at beginning of period and at channel n+1 match. It is forced low at the channel n match. kFTM\_HighTrue: ELSnB:ELSnA = 1:0 EPWM: Channel n output is forced high at counter overflow, forced low at channel n match. CPWM: Channel n output is forced high at channel n match when counting down, and forced low at channel n match when counting up. Combined PWM: Channel n output is forced high at channel n match when counting down, and forced low at channel n match when counting up. Combined PWM: Channel n output is forced low at beginning of period and at channel n+1 match. It is forced high at the channel n match.

- typedef struct \_ftm\_chnl\_pwm\_signal\_param ftm\_chnl\_pwm\_signal\_param\_t
   Options to configure a FTM channel's PWM signal.
  typedef struct \_ftm\_chnl\_pwm\_config\_param ftm\_chnl\_pwm\_config\_param\_t
   Options to configure a FTM channel using precise setting.
  typedef struct \_ftm\_chnl\_param ftm\_chnl\_param\_t
   General options to configure a FTM channel using precise setting.
  typedef enum \_ftm\_output\_compare\_mode ftm\_output\_compare\_mode\_t
   FlexTimer output compare mode.
- typedef enum \_*ftm\_input\_capture\_edge* ftm\_input\_capture\_edge\_t FlexTimer input capture edge.
- typedef enum \_*ftm\_dual\_edge\_capture\_mode* ftm\_dual\_edge\_capture\_mode\_t FlexTimer dual edge capture modes.
- typedef struct \_*ftm\_dual\_edge\_capture\_param* ftm\_dual\_edge\_capture\_param\_t FlexTimer dual edge capture parameters.
- typedef enum \_*ftm\_quad\_decode\_mode* ftm\_quad\_decode\_mode\_t FlexTimer quadrature decode modes.
- typedef enum \_*ftm\_phase\_polarity* ftm\_phase\_polarity\_t FlexTimer quadrature phase polarities.
- typedef struct \_*ftm\_phase\_param* ftm\_phase\_params\_t FlexTimer quadrature decode phase parameters.
- typedef struct \_*ftm\_fault\_param* ftm\_fault\_param\_t Structure is used to hold the parameters to configure a FTM fault.
- typedef enum \_*ftm\_deadtime\_prescale* ftm\_deadtime\_prescale\_t FlexTimer pre-scaler factor for the dead time insertion.
- typedef enum \_*ftm\_clock\_source* ftm\_clock\_source\_t FlexTimer clock source selection.
- typedef enum \_*ftm\_clock\_prescale* ftm\_clock\_prescale\_t FlexTimer pre-scaler factor selection for the clock source.
- typedef enum \_*ftm\_bdm\_mode* ftm\_bdm\_mode\_t Options for the FlexTimer behaviour in BDM Mode.
- typedef enum \_*ftm\_fault\_mode* ftm\_fault\_mode\_t Options for the FTM fault control mode.
- typedef enum \_*ftm\_external\_trigger* ftm\_external\_trigger\_t FTM external trigger options.

# Note: Actual available external trigger sources are SoC-specific

typedef enum \_*ftm\_pwm\_sync\_method* ftm\_pwm\_sync\_method\_t FlexTimer PWM sync options to update registers with buffer.

typedef enum \_*ftm\_reload\_point* ftm\_reload\_point\_t FTM options available as loading point for register reload.

Note: Actual available reload points are SoC-specific

typedef enum \_*ftm\_interrupt\_enable* ftm\_interrupt\_enable\_t List of FTM interrupts.

Note: Actual available interrupts are SoC-specific

typedef enum \_*ftm\_status\_flags* ftm\_status\_flags\_t List of FTM flags.

**Note:** Actual available flags are SoC-specific

typedef enum\_*ftm\_channel\_index* ftm\_channel\_index\_t List of FTM channel index used in logic OR.

typedef struct \_ftm\_config\_ftm\_config\_t

FTM configuration structure.

This structure holds the configuration settings for the FTM peripheral. To initialize this structure to reasonable defaults, call the FTM\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

Sets up the working of the FTM fault inputs protection.

FTM can have up to 4 fault inputs. This function sets up fault parameters, fault level, and input filter.

# Parameters

- base FTM peripheral base address
- faultNumber FTM fault to configure.
- faultParams Parameters passed in to set up the fault

static inline void FTM\_SetGlobalTimeBaseOutputEnable(FTM\_Type \*base, bool enable) Enables or disables the FTM global time base signal generation to other FTMs.

# Parameters

- base FTM peripheral base address
- enable true to enable, false to disable

static inline void FTM\_SetOutputMask(FTM\_Type \*base, ftm\_chnl\_t chnlNumber, bool mask)
Sets the FTM peripheral timer channel output mask.

- base FTM peripheral base address
- chnlNumber Channel to be configured

 mask – true: masked, channel is forced to its inactive state; false: unmasked

Allows users to enable an output on an FTM channel.

To enable the PWM channel output call this function with val=true. For input mode, call this function with val=false.

## Parameters

- base FTM peripheral base address
- chnlNumber Channel to be configured
- value true: enable output; false: output is disabled, used in input mode

static inline void FTM\_SetSoftwareTrigger(FTM\_Type \*base, bool enable)

Enables or disables the FTM software trigger for PWM synchronization.

## **Parameters**

- base FTM peripheral base address
- $\bullet \ {\rm enable} true:$  software trigger is selected, false: software trigger is not selected

static inline void FTM\_SetWriteProtection(FTM\_Type \*base, bool enable)

Enables or disables the FTM write protection.

# Parameters

- base FTM peripheral base address
- $\mathbf{enable}$  true: Write-protection is enabled, false: Write-protection is disabled

static inline void FTM\_EnableDmaTransfer(FTM\_Type \*base, *ftm\_chnl\_t* chnlNumber, bool enable)

# Enable DMA transfer or not.

Note: CHnIE bit needs to be set when calling this API. The channel DMA transfer request is generated and the channel interrupt is not generated if (CHnF = 1) when DMA and CHnIE bits are set.

# Parameters

- base FTM peripheral base address.
- chnlNumber Channel to be configured
- enable true to enable, false to disable

static inline void FTM\_SetLdok(FTM\_Type \*base, bool value)

Enable the LDOK bit.

This function enables loading updated values.

- base FTM peripheral base address
- value true: loading updated values is enabled; false: loading updated values is disabled.

static inline void FTM\_SetHalfCycReloadMatchValue(FTM\_Type \*base, uint32\_t ticks) Sets the half cycle relade period in units of ticks.

This function can be called to set the half-cycle reload value when half-cycle matching is enabled as a reload point. Note: Need enable kFTM\_HalfCycMatch as reload point, and when this API call after FTM\_StartTimer(), the new HCR value will not be active until next reload point (need call FTM\_SetLdok to set LDOK) or register synchronization.

# Parameters

- base FTM peripheral base address
- ${\rm ticks}$  A timer period in units of ticks, which should be equal or greater than 1.

static inline void FTM\_SetLoadFreq(FTM\_Type \*base, uint32\_t loadfreq)

Set load frequency value.

# Parameters

- base FTM peripheral base address.
- loadfreq PWM reload frequency, range: 0 ~ 31.

struct \_\_ftm\_chnl\_pwm\_signal\_param

*#include <fsl\_ftm.h>* Options to configure a FTM channel's PWM signal.

# **Public Members**

# *ftm\_chnl\_t* chnlNumber

The channel/channel pair number. In combined mode, this represents the channel pair number.

ftm\_pwm\_level\_select\_t level

PWM output active level select.

 $uint8\_t~{\rm dutyCyclePercent}$ 

PWM pulse width, value should be between 0 to 100 0 = inactive signal(0% duty cycle)... 100 = always active signal (100% duty cycle).

 $uint8\_t~{\rm firstEdgeDelayPercent}$ 

Used only in kFTM\_AsymmetricalCombinedPwm mode to generate an asymmetrical PWM. Specifies the delay to the first edge in a PWM period. If unsure leave as 0; Should be specified as a percentage of the PWM period

# $bool \ {\rm enableComplementary}$

Used only in combined PWM mode. true: The combined channels output complementary signals; false: The combined channels output same signals;

# $bool \ {\rm enable} Deadtime$

Used only in combined PWM mode with enable complementary. true: The deadtime insertion in this pair of channels is enabled; false: The deadtime insertion in this pair of channels is disabled.

 $struct\_ftm\_chnl\_pwm\_config\_param$ 

*#include <fsl\_ftm.h>* Options to configure a FTM channel using precise setting.

# **Public Members**

# *ftm\_chnl\_t* chnlNumber

The channel/channel pair number. In combined mode, this represents the channel pair number.

ftm\_pwm\_level\_select\_t level

PWM output active level select.

 $uint16\_t~{\rm dutyValue}$ 

PWM pulse width, the uint of this value is timer ticks.

 $uint16\_t~{\rm firstEdgeValue}$ 

Used only in kFTM\_AsymmetricalCombinedPwm mode to generate an asymmetrical PWM. Specifies the delay to the first edge in a PWM period. If unsure leave as 0, uint of this value is timer ticks.

 $bool \ {\rm enableComplementary}$ 

Used only in combined PWM mode. true: The combined channels output complementary signals; false: The combined channels output same signals;

 $bool \ {\rm enableDeadtime}$ 

Used only in combined PWM mode with enable complementary. true: The deadtime insertion in this pair of channels is enabled; false: The deadtime insertion in this pair of channels is disabled.

 $struct\_ftm\_chnl\_param$ 

*#include <fsl\_ftm.h>* General options to configure a FTM channel using precise setting.

# **Public Members**

*ftm\_pwm\_mode\_t* mode

PWM output mode.

ftm\_pwm\_level\_select\_t level

PWM output active level select.

 $uint16_t$  initialValue

FTM counter initial value.

 $uint16\_t \ {\rm moduloValue}$ 

FTM counter modulo value.

 $uint16\_t \ {\rm chnlValue}$ 

FTM channel n match value.

 $uint16\_t \ {\rm combinedChnlValue}$ 

FTM combined channel n+1 match value, used only in (modified) combined PWM mode.

 $bool \ {\rm enableComplementary}$ 

Used only in combined PWM mode. true: The combined channels output complementary signals; false: The combined channels output same signals;

 $bool \ {\rm enable} Deadtime$ 

Used only in combined PWM mode with enable complementary. true: The deadtime insertion in this pair of channels is enabled; false: The deadtime insertion in this pair of channels is disabled.

 $struct\_ftm\_dual\_edge\_capture\_param$ 

*#include <fsl\_ftm.h>* FlexTimer dual edge capture parameters.

# **Public Members**

*ftm\_dual\_edge\_capture\_mode\_t* mode Dual Edge Capture mode

*ftm\_input\_capture\_edge\_t* currChanEdgeMode Input capture edge select for channel n

*ftm\_input\_capture\_edge\_t* nextChanEdgeMode Input capture edge select for channel n+1

struct \_ftm\_phase\_param
 #include <fsl\_ftm.h> FlexTimer quadrature decode phase parameters.

# **Public Members**

**bool** enablePhaseFilter

True: enable phase filter; false: disable filter

uint32\_t phaseFilterVal Filter value, used only if phase filter is enabled

*ftm\_phase\_polarity\_t* phasePolarity Phase polarity

struct \_ftm\_fault\_param
#include <fsl\_ftm.h> Structure is used to hold the parameters to configure a FTM fault.

# **Public Members**

bool enableFaultInput

True: Fault input is enabled; false: Fault input is disabled

 $bool \ {\rm faultLevel}$ 

True: Fault polarity is active low; in other words, '0' indicates a fault; False: Fault polarity is active high

 $bool \ {\rm useFaultFilter}$ 

True: Use the filtered fault signal; False: Use the direct path from fault input

 $struct\_ftm\_config$ 

#include <fsl\_ftm.h> FTM configuration structure.

This structure holds the configuration settings for the FTM peripheral. To initialize this structure to reasonable defaults, call the FTM\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

# **Public Members**

ftm\_clock\_prescale\_t prescale

FTM clock prescale value

*ftm\_bdm\_mode\_t* bdmMode

FTM behavior in BDM mode

 $uint32_t pwmSyncMode$ 

Synchronization methods to use to update buffered registers; Multiple update modes can be used by providing an OR'ed list of options available in enumeration ftm\_pwm\_sync\_method\_t.

# $uint32\_t\ {\rm reloadPoints}$

FTM reload points; When using this, the PWM synchronization is not required. Multiple reload points can be used by providing an OR'ed list of options available in enumeration ftm\_reload\_point\_t.

*ftm\_fault\_mode\_t* faultMode

FTM fault control mode

uint8\_t faultFilterValue

Fault input filter value

 $\textit{ftm\_deadtime\_prescale\_t} \ deadTimePrescale$ 

The dead time prescalar value

 $uint32\_t \; {\rm deadTimeValue}$ 

The dead time value deadTimeValue's available range is 0-1023 when register has DT-VALEX, otherwise its available range is 0-63.

 $uint32\_t \ \mathrm{extTriggers}$ 

External triggers to enable. Multiple trigger sources can be enabled by providing an OR'ed list of options available in enumeration ftm\_external\_trigger\_t.

#### $uint8\_t \ {\rm chnlInitState}$

Defines the initialization value of the channels in OUTINT register

 $uint8_t$  chnlPolarity

Defines the output polarity of the channels in POL register

 $bool {\rm useGlobalTimeBase}$ 

True: Use of an external global time base is enabled; False: disabled

### $bool \ {\rm swTriggerResetCount}$

FTM counter synchronization activated by software trigger, avtive when (syncMethod & FTM\_SYNC\_SWSYNC\_MASK) != 0U

bool hwTriggerResetCount

FTM counter synchronization activated by hardware trigger, avtive when (syncMethod & (FTM\_SYNC\_TRIG0\_MASK | FTM\_SYNC\_TRIG1\_MASK | FTM\_SYNC\_TRIG2\_MASK)) != 0U

# 2.8 GPIO: General-Purpose Input/Output Driver

 $FSL\_GPIO\_DRIVER\_VERSION$ 

GPIO driver version.

enum \_gpio\_port\_num

PORT definition.

Values:

- enumerator kGPIO\_PORTA
- enumerator kGPIO\_PORTB
- enumerator kGPIO\_PORTC
- enumerator kGPIO\_PORTD
- enumerator kGPIO\_PORTE

enumerator kGPIO\_PORTF

enumerator kGPIO\_PORTG

enumerator kGPIO\_PORTH

 $enum\_gpio\_pin\_direction$ 

GPIO direction definition.

Values:

enumerator kGPIO\_DigitalInput Set current pin as digital input

enumerator kGPIO\_DigitalOutput Set current pin as digital output

typedef enum \_gpio\_port\_num gpio\_port\_num\_t PORT definition.

typedef enum \_gpio\_pin\_direction gpio\_pin\_direction\_t GPIO direction definition.

typedef struct\_gpio\_pin\_config gpio\_pin\_config\_t

The GPIO pin configuration structure.

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the PORT\_SetPinConfig().

#### $struct\_gpio\_pin\_config$

*#include <fsl\_gpio.h>* The GPIO pin configuration structure.

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, leave the outputConfig unused. Note that in some use cases, the corresponding port property should be configured in advance with the PORT\_SetPinConfig().

# **Public Members**

gpio\_pin\_direction\_t pinDirection

GPIO direction, input or output

uint8\_t outputLogic

Set a default output logic, which has no use in input

# 2.9 GPIO Driver

void GPIO\_PinInit(gpio\_port\_num\_t port, uint8\_t pin, const gpio\_pin\_config\_t \*config)
Initializes a GPIO pin used by the board.

To initialize the GPIO, define a pin configuration, as either input or output, in the user file. Then, call the GPIO\_PinInit() function.

This is an example to define an input pin or an output pin configuration.

```
Define a digital input pin configuration,
gpio_pin_config_t config =
{
kGPIO_DigitalInput,
0.
```

(continues on next page)

(continued from previous page)

```
} 
Define a digital output pin configuration,
gpio_pin_config_t config =
{
  kGPIO_DigitalOutput,
  0,
}
```

## Parameters

- port GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...
- pin GPIO port pin number
- config GPIO pin configuration pointer

void GPIO\_PinWrite(gpio\_port\_num\_t port, uint8\_t pin, uint8\_t output)

Sets the output level of the multiple GPIO pins to the logic 1 or 0.

## Parameters

- port GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...
- pin GPIO pin number
- output GPIO pin output logic level.
  - 0: corresponding pin output low-logic level.
  - 1: corresponding pin output high-logic level.

void GPIO\_PortSet(gpio\_port\_num\_t port, uint8\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

# Parameters

• port – GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...

• mask – GPIO pin number macro

void GPIO\_PortClear(gpio\_port\_num\_t port, uint8\_t mask)

Sets the output level of the multiple GPIO pins to the logic 0.

# Parameters

- port GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...
- mask GPIO pin number macro

void GPIO\_PortToggle(gpio\_port\_num\_t port, uint8\_t mask)

Reverses the current output logic of the multiple GPIO pins.

- port GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...
- mask GPIO pin number macro

uint32\_t GPIO\_PinRead(*gpio\_port\_num\_t* port, uint8\_t pin)

Reads the current input value of the GPIO port.

### Parameters

- port GPIO PORT number, see "gpio\_port\_num\_t". For each group GPIO (GPIOA, GPIOB,etc) control registers, they handles four PORT number controls. GPIOA serial registers –— PTA 0 ~ 7, PTB 0 ~7 ... PTD 0 ~ 7. GPIOB serial registers –— PTE 0 ~ 7, PTF 0 ~ 7 ... PTH 0 ~ 7. ...
- pin GPIO pin number

## **Return values**

GPIO – port input value

- 0: corresponding pin input low-logic level.
- 1: corresponding pin input high-logic level.

# 2.10 I2C: Inter-Integrated Circuit Driver

# 2.11 I2C Driver

Initializes the I2C peripheral. Call this API to ungate the I2C clock and configure the I2C with master configuration.

**Note:** This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can be custom filled or it can be set with default values by using the I2C\_MasterGetDefaultConfig(). After calling this API, the master is ready to transfer. This is an example.

```
i2c_master_config_t config = {
    .enableMaster = true,
    .enableStopHold = false,
    .highDrive = false,
    .baudRate_Bps = 100000,
    .glitchFilterWidth = 0
};
I2C_MasterInit(I2C0, &config, 1200000U);
```

- ${\rm base}-I2C$  base pointer
- $\mathrm{masterConfig}$  A pointer to the master configuration structure
- ${\rm srcClock\_Hz}$  I2C peripheral clock frequency in Hz

void I2C\_SlaveInit(I2C\_Type \*base, const *i2c\_slave\_config\_t* \*slaveConfig, uint32\_t srcClock\_Hz) Initializes the I2C peripheral. Call this API to ungate the I2C clock and initialize the I2C with the slave configuration.

**Note:** This API should be called at the beginning of the application. Otherwise, any operation to the I2C module can cause a hard fault because the clock is not enabled. The configuration structure can partly be set with default values by I2C\_SlaveGetDefaultConfig() or it can be custom filled by the user. This is an example.

```
i2c_slave_config_t config = {
.enableSlave = true,
.enableGeneralCall = false,
.addressingMode = kI2C_Address7bit,
.slaveAddress = 0x1DU,
.enableWakeUp = false,
.enablehighDrive = false,
.enableBaudRateCtl = false,
.sclStopHoldTime_ns = 4000
};
I2C_SlaveInit(I2C0, &config, 1200000U);
```

# Parameters

- ${\rm base}-I2C$  base pointer
- slaveConfig A pointer to the slave configuration structure
- srcClock\_Hz I2C peripheral clock frequency in Hz

# void I2C\_MasterDeinit(I2C\_Type \*base)

De-initializes the I2C master peripheral. Call this API to gate the I2C clock. The I2C master module can't work unless the I2C\_MasterInit is called.

# Parameters

• base – I2C base pointer

void I2C\_SlaveDeinit(I2C\_Type \*base)

De-initializes the I2C slave peripheral. Calling this API gates the I2C clock. The I2C slave module can't work unless the I2C\_SlaveInit is called to enable the clock.

# Parameters

• base – I2C base pointer

 $uint32\_t \ {\rm I2C\_GetInstance}(I2C\_Type \ *base)$ 

Get instance number for I2C module.

# Parameters

• base – I2C peripheral base address.

void I2C\_MasterGetDefaultConfig(i2c\_master\_config\_t \*masterConfig)

Sets the I2C master configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in the I2C\_MasterConfigure(). Use the initialized structure unchanged in the I2C\_MasterConfigure() or modify the structure before calling the I2C\_MasterConfigure(). This is an example.

i2c\_master\_config\_t config;

 $I2C\_MasterGetDefaultConfig(\&config);$ 

## **Parameters**

• masterConfig – A pointer to the master configuration structure.

void I2C\_SlaveGetDefaultConfig(i2c\_slave\_config\_t \*slaveConfig)

Sets the I2C slave configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in the I2C\_SlaveConfigure(). Modify fields of the structure before calling the I2C\_SlaveConfigure(). This is an example.

i2c\_slave\_config\_t config; I2C\_SlaveGetDefaultConfig(&config);

#### Parameters

• slaveConfig – A pointer to the slave configuration structure.

static inline void I2C\_Enable(I2C\_Type \*base, bool enable)

Enables or disables the I2C peripheral operation.

## **Parameters**

- base I2C base pointer
- enable Pass true to enable and false to disable the module.

uint32\_t I2C\_MasterGetStatusFlags(I2C\_Type \*base)

Gets the I2C status flags.

# Parameters

-  ${\rm base}-I2C$  base pointer

## Returns

status flag, use status flag to AND \_i2c\_flags to get the related status.

static inline uint32\_t I2C\_SlaveGetStatusFlags(I2C\_Type \*base)

Gets the I2C status flags.

#### Parameters

• base – I2C base pointer

#### Returns

status flag, use status flag to AND  $\_i2c\_flags$  to get the related status.

 $static inline \ void \ {\rm I2C\_MasterClearStatusFlags}({\rm I2C\_Type}\ *base,\ uint 32\_t\ statusMask)$ 

Clears the I2C status flag state.

The following status register flags can be cleared kI2C\_ArbitrationLostFlag and kI2C\_IntPendingFlag.

- base I2C base pointer
- statusMask The status flag mask, defined in type i2c\_status\_flag\_t. The parameter can be any combination of the following values:
  - kI2C\_StartDetectFlag (if available)
  - kI2C\_StopDetectFlag (if available)
  - kI2C\_ArbitrationLostFlag
  - kI2C\_IntPendingFlagFlag

 $static\ inline\ void\ I2C\_SlaveClearStatusFlags(I2C\_Type\ *base,\ uint32\_t\ statusMask)$ 

Clears the I2C status flag state.

The following status register flags can be cleared  $kI2C\_ArbitrationLostFlag$  and  $kI2C\_IntPendingFlag$ 

# Parameters

- base I2C base pointer
- statusMask The status flag mask, defined in type i2c\_status\_flag\_t. The parameter can be any combination of the following values:
  - kI2C\_StartDetectFlag (if available)
  - kI2C\_StopDetectFlag (if available)
  - kI2C\_ArbitrationLostFlag
  - kI2C\_IntPendingFlagFlag
- void I2C\_EnableInterrupts(I2C\_Type \*base, uint32\_t mask)

Enables I2C interrupt requests.

# Parameters

- base I2C base pointer
- ${\rm mask}$  interrupt source The parameter can be combination of the following source if defined:
  - kI2C\_GlobalInterruptEnable
  - kI2C\_StopDetectInterruptEnable/kI2C\_StartDetectInterruptEnable
  - kI2C\_SdaTimeoutInterruptEnable
- void I2C\_DisableInterrupts(I2C\_Type \*base, uint32\_t mask)

Disables I2C interrupt requests.

# Parameters

- base I2C base pointer
- ${\rm mask}-{\rm interrupt}$  source The parameter can be combination of the following source if defined:
  - kI2C\_GlobalInterruptEnable
  - kI2C\_StopDetectInterruptEnable/kI2C\_StartDetectInterruptEnable
  - kI2C\_SdaTimeoutInterruptEnable

static inline void I2C\_EnableDMA(I2C\_Type \*base, bool enable)

Enables/disables the I2C DMA interrupt.

# Parameters

- ${\rm base}$  I2C base pointer
- enable true to enable, false to disable

 $static \ inline \ uint32\_t \ {\rm I2C\_GetDataRegAddr}(I2C\_Type \ *base)$ 

Gets the I2C tx/rx data register address. This API is used to provide a transfer address for I2C DMA transfer configuration.

# **Parameters**

• base – I2C base pointer

# Returns

data register address

void I2C\_MasterSetBaudRate(I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz) Sets the I2C master transfer baud rate.

# Parameters

- base I2C base pointer
- baudRate\_Bps the baud rate value in bps
- $srcClock_Hz$  Source clock

status\_t I2C\_MasterStart(I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction)
Sends a START on the I2C bus.

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

# Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

## **Return values**

- kStatus\_Success Successfully send the start signal.
- kStatus\_I2C\_Busy Current bus is busy.

status\_t I2C\_MasterStop(I2C\_Type \*base)

Sends a STOP signal on the I2C bus.

## **Return values**

- kStatus\_Success Successfully send the stop signal.
- kStatus\_I2C\_Timeout Send stop signal failed, timeout.

*status\_t* I2C\_MasterRepeatedStart(I2C\_Type \*base, uint8\_t address, *i2c\_direction\_t* direction) Sends a REPEATED START on the I2C bus.

# Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

# **Return values**

- kStatus\_Success Successfully send the start signal.
- kStatus\_I2C\_Busy Current bus is busy but not occupied by current I2C master.

status\_t I2C\_MasterWriteBlocking(I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize, uint32\_t
flags)

# Performs a polling send transaction on the I2C bus.

- base The I2C peripheral base pointer.
- ${\rm txBuff}$  The pointer to the data to be transferred.
- txSize The length in bytes of the data to be transferred.

• flags – Transfer control flag to decide whether need to send a stop, use kI2C\_TransferDefaultFlag to issue a stop and kI2C\_TransferNoStop to not send a stop.

# **Return values**

- kStatus\_Success Successfully complete the data transmission.
- kStatus\_I2C\_ArbitrationLost Transfer error, arbitration lost.
- kStataus\_I2C\_Nak Transfer error, receive NAK during transfer.

*status\_t* I2C\_MasterReadBlocking(I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize, uint32\_t flags) Performs a polling receive transaction on the I2C bus.

**Note:** The I2C\_MasterReadBlocking function stops the bus before reading the final byte. Without stopping the bus prior for the final read, the bus issues another read, resulting in garbage data being read into the data register.

## **Parameters**

- base I2C peripheral base pointer.
- rxBuff The pointer to the data to store the received data.
- rxSize The length in bytes of the data to be received.
- flags Transfer control flag to decide whether need to send a stop, use kI2C\_TransferDefaultFlag to issue a stop and kI2C\_TransferNoStop to not send a stop.

# **Return values**

- kStatus\_Success Successfully complete the data transmission.
- kStatus\_I2C\_Timeout Send stop signal failed, timeout.

*status\_t* I2C\_SlaveWriteBlocking(I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize) Performs a polling send transaction on the I2C bus.

# Parameters

- base The I2C peripheral base pointer.
- txBuff The pointer to the data to be transferred.
- txSize The length in bytes of the data to be transferred.

# **Return values**

- kStatus\_Success Successfully complete the data transmission.
- kStatus\_I2C\_ArbitrationLost Transfer error, arbitration lost.
- kStataus\_I2C\_Nak Transfer error, receive NAK during transfer.

status\_t I2C\_SlaveReadBlocking(I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)
Performs a polling receive transaction on the I2C bus.

# Parameters

- base I2C peripheral base pointer.
- rxBuff The pointer to the data to store the received data.
- rxSize The length in bytes of the data to be received.

# **Return values**

• kStatus\_Success – Successfully complete data receive.

• kStatus\_I2C\_Timeout – Wait status flag timeout.

*status\_t* I2C\_MasterTransferBlocking(I2C\_Type \*base, *i2c\_master\_transfer\_t* \*xfer) Performs a master polling transfer on the I2C bus.

**Note:** The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

## Parameters

- base I2C peripheral base address.
- xfer Pointer to the transfer structure.

# **Return values**

- kStatus\_Success Successfully complete the data transmission.
- kStatus\_I2C\_Busy Previous transmission still not finished.
- kStatus\_I2C\_Timeout Transfer error, wait signal timeout.
- kStatus\_I2C\_ArbitrationLost Transfer error, arbitration lost.
- kStataus\_I2C\_Nak Transfer error, receive NAK during transfer.

void I2C\_MasterTransferCreateHandle(I2C\_Type \*base, *i2c\_master\_handle\_t* \*handle, *i2c\_master\_transfer\_callback\_t* callback, void \*userData)

Initializes the I2C handle which is used in transactional functions.

## Parameters

- base I2C base pointer.
- handle pointer to i2c\_master\_handle\_t structure to store the transfer state.
- callback pointer to user callback function.
- userData user parameter passed to the callback function.

Performs a master interrupt non-blocking transfer on the I2C bus.

**Note:** Calling the API returns immediately after transfer initiates. The user needs to call I2C\_MasterGetTransferCount to poll the transfer status to check whether the transfer is finished. If the return status is not kStatus\_I2C\_Busy, the transfer is finished.

#### Parameters

- $\operatorname{base}$  I2C base pointer.
- handle pointer to i2c\_master\_handle\_t structure which stores the transfer state.
- xfer pointer to i2c\_master\_transfer\_t structure.

#### **Return values**

- kStatus\_Success Successfully start the data transmission.
- kStatus\_I2C\_Busy Previous transmission still not finished.
- kStatus\_I2C\_Timeout Transfer error, wait signal timeout.

Gets the master transfer status during a interrupt non-blocking transfer.

# Parameters

- base I2C base pointer.
- ${\rm handle}-pointer$  to  $i2c\_master\_handle\_t$  structure which stores the transfer state.
- count Number of bytes transferred so far by the non-blocking transaction.

# **Return values**

- kStatus\_InvalidArgument count is Invalid.
- kStatus\_Success Successfully return the count.

status\_t I2C\_MasterTransferAbort(I2C\_Type \*base, i2c\_master\_handle\_t \*handle)

# Aborts an interrupt non-blocking transfer early.

**Note:** This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

#### **Parameters**

- base I2C base pointer.
- ${\rm handle}-pointer$  to  $i2c\_master\_handle\_t$  structure which stores the transfer state

## **Return values**

- kStatus\_I2C\_Timeout Timeout during polling flag.
- kStatus\_Success Successfully abort the transfer.

void I2C\_MasterTransferHandleIRQ(I2C\_Type \*base, void \*i2cHandle)

# Master interrupt handler.

# Parameters

- base I2C base pointer.
- i2cHandle pointer to i2c\_master\_handle\_t structure.

Initializes the I2C handle which is used in transactional functions.

# Parameters

- ${\rm base}$  I2C base pointer.
- handle pointer to i2c\_slave\_handle\_t structure to store the transfer state.
- callback pointer to user callback function.
- userData user parameter passed to the callback function.

Starts accepting slave transfers.

Call this API after calling the I2C\_SlaveInit() and I2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and passes

events to the callback that was passed into the call to I2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The kI2C\_SlaveTransmitEvent and kLPI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

# Parameters

- base The I2C peripheral base address.
- handle Pointer to i2c\_slave\_handle\_t structure which stores the transfer state.
- eventMask Bit mask formed by OR'ing together i2c\_slave\_transfer\_event\_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C\_SlaveAllEvents to enable all events.

## **Return values**

- kStatus\_Success Slave transfers were successfully started.
- $\rm kStatus\_I2C\_Busy$  Slave transfers have already been started on this handle.

void I2C\_SlaveTransferAbort(I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

Aborts the slave transfer.

Note: This API can be called at any time to stop slave for handling the bus events.

# **Parameters**

- base I2C base pointer.
- ${\rm handle}$  pointer to i2c\_slave\_handle\_t structure which stores the transfer state.

*status\_t* I2C\_SlaveTransferGetCount(I2C\_Type \*base, *i2c\_slave\_handle\_t* \*handle, size\_t \*count) Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.

# **Parameters**

- base I2C base pointer.
- handle pointer to i2c\_slave\_handle\_t structure.
- count Number of bytes transferred so far by the non-blocking transaction.

# **Return values**

- kStatus\_InvalidArgument count is Invalid.
- kStatus\_Success Successfully return the count.

void I2C\_SlaveTransferHandleIRQ(I2C\_Type \*base, void \*i2cHandle)

# Slave interrupt handler.

- base I2C base pointer.
- $i2\mathrm{cHandle}$  pointer to  $i2c\_slave\_handle\_t$  structure which stores the transfer state

FSL\_I2C\_DRIVER\_VERSION I2C driver version.

I2C status return codes. Values: enumerator kStatus\_I2C\_Busy I2C is busy with current transfer. enumerator kStatus\_I2C\_Idle Bus is Idle. enumerator kStatus\_I2C\_Nak NAK received during transfer. enumerator kStatus\_I2C\_ArbitrationLost Arbitration lost during transfer.

enumerator kStatus\_I2C\_Timeout Timeout polling status flags.

# enumerator kStatus\_I2C\_Addr\_Nak NAK received during the address probe.

## $enum\_i2c\_flags$

I2C peripheral flags.

## Note: These enumerations are meant to be OR'd together to form a bit mask.

## Values:

enumerator kI2C_ReceiveNakFlag I2C receive NAK flag.
enumerator kI2C_IntPendingFlag
I2C interrupt pending flag. This flag can be cleared.
enumerator kI2C_TransferDirectionFlag I2C transfer direction flag.
enumerator kI2C_RangeAddressMatchFlag I2C range address match flag.
enumerator kI2C_ArbitrationLostFlag I2C arbitration lost flag. This flag can be cleared.
enumerator kI2C_BusBusyFlag I2C bus busy flag.
enumerator kI2C_AddressMatchFlag I2C address match flag.
enumerator kI2C_TransferCompleteFlag I2C transfer complete flag.
enumerator kI2C_StopDetectFlag I2C stop detect flag. This flag can be cleared.
enumerator kI2C_StartDetectFlag I2C start detect flag. This flag can be cleared.

enum \_i2c\_interrupt\_enable I2C feature interrupt source. Values: enumerator kI2C GlobalInterruptEnable I2C global interrupt. enumerator kI2C StopDetectInterruptEnable I2C stop detect interrupt. enumerator kI2C StartStopDetectInterruptEnable I2C start&stop detect interrupt. enum i2c direction The direction of master and slave transfers. Values: enumerator kI2C Write Master transmits to the slave. enumerator kI2C Read Master receives from the slave. enum i2c slave address mode

Addressing mode.

Values:

enumerator kI2C\_Address7bit

7-bit addressing mode.

enumerator kI2C\_RangeMatch Range address match addressing mode.

enum \_i2c\_master\_transfer\_flags

I2C transfer control flag.

Values:

enumerator kI2C\_TransferDefaultFlag

A transfer starts with a start signal, stops with a stop signal.

 $enumerator \ kI2C\_TransferNoStartFlag$ 

A transfer starts without a start signal, only support write only or write+read with no start flag, do not support read only with no start flag.

 $enumerator \ kI2C\_TransferRepeatedStartFlag$ 

A transfer starts with a repeated start signal.

 $enumerator \ kI2C\_TransferNoStopFlag$ 

A transfer ends without a stop signal.

 $enum\_i2c\_slave\_transfer\_event$ 

Set of events sent to the callback for nonblocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

	s:
	nerator kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.
	ierator kI2C_SlaveTransmitEvent A callback is requested to provide data to transmit (slave-transmitter role).
A	nerator kI2C_SlaveReceiveEvent A callback is requested to provide a buffer in which to place received data (slave receiver role).
	ierator kI2C_SlaveTransmitAckEvent A callback needs to either transmit an ACK or NACK.
	herator kI2C_SlaveStartEvent A start/repeated start was detected.
	nerator kI2C_SlaveCompletionEvent A stop was detected or finished transfer, completing the transfer.
	nerator kI2C_SlaveGenaralcallEvent Received the general call address after a start or repeated start.
	nerator kI2C_SlaveAllEvents A bit mask of all available events.
	non sets of flags used by the driver.
Value	S:
	nerator <b>kClearFlags</b> All flags which are cleared by the driver upon starting a transfer.
enum	ierator kIrqFlags
	um_ <i>i2c_direction</i> i2c_direction_t irection of master and slave transfers.
	um _ <i>i2c_slave_address_mode</i> i2c_slave_address_mode_t essing mode.
edef en	um _ <i>i2c_slave_transfer_event</i> i2c_slave_transfer_event_t Eevents sent to the callback for nonblocking slave transfers.
	e event enumerations are used for two related purposes. First, a bit mask created b
Set of These OR'in to ena	g together events is passed to I2C_SlaveTransferNonBlocking() to specify which event able. Then, when the slave callback is invoked, it is passed the current event througl <i>unsfer</i> parameter.

·//·····
I2C master user configuration.
typedef struct_i2c_slave_config i2c_slave_config_t
I2C slave user configuration.
ize blave aber configuration.

typedef struct \_*i2c\_master\_handle* i2c\_master\_handle\_t I2C master handle typedef. typedef void (\*i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, *i2c\_master\_handle\_t* \*handle, *status\_t* status, void \*userData)

#### I2C master transfer callback typedef.

typedef struct\_*i2c\_slave\_handle* i2c\_slave\_handle\_t I2C slave handle typedef.

typedef struct \_*i2c\_master\_transfer* i2c\_master\_transfer\_t I2C master transfer structure.

typedef struct\_*i2c\_slave\_transfer* i2c\_slave\_transfer\_t I2C slave transfer structure.

typedef void (\*i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, *i2c\_slave\_transfer\_t* \*xfer, void \*userData)

I2C slave transfer callback typedef.

I2C\_RETRY\_TIMES

Retry times for waiting flag.

I2C\_MASTER\_FACK\_CONTROL

Mater Fast ack control, control if master needs to manually write ack, this is used to low the speed of transfer for SoCs with feature FSL\_FEATURE\_I2C\_HAS\_DOUBLE\_BUFFERING.

I2C\_HAS\_STOP\_DETECT

struct \_i2c\_master\_config
 #include <fsl\_i2c.h> I2C master user configuration.

#### **Public Members**

bool enableMaster

Enables the I2C peripheral at initialization time.

bool enableStopHold

Controls the stop hold enable.

bool enableDoubleBuffering

Controls double buffer enable; notice that enabling the double buffer disables the clock stretch.

uint32\_t baudRate\_Bps

Baud rate configuration of I2C peripheral.

 $uint8\_t~{\rm glitchFilterWidth}$ 

Controls the width of the glitch.

 $struct\_i2c\_slave\_config$ 

*#include <fsl\_i2c.h>* I2C slave user configuration.

### **Public Members**

bool enableSlave

Enables the I2C peripheral at initialization time.

 $bool \ {\rm enableGeneralCall}$ 

Enables the general call addressing mode.

 $bool \, {\rm enableWakeUp}$ 

Enables/disables waking up MCU from low-power mode.

bool enableDoubleBuffering

Controls a double buffer enable; notice that enabling the double buffer disables the clock stretch.

 $bool \ {\rm enableBaudRateCtl}$ 

Enables/disables independent slave baud rate on SCL in very fast I2C modes.

uint16\_t slaveAddress

A slave address configuration.

 $uint16\_t ~{\rm upperAddress}$ 

A maximum boundary slave address used in a range matching mode.

*i2c\_slave\_address\_mode\_t* addressingMode

An addressing mode configuration of i2c\_slave\_address\_mode\_config\_t.

 $uint32\_t \; {\rm sclStopHoldTime\_ns}$ 

the delay from the rising edge of SCL (I2C clock) to the rising edge of SDA (I2C data) while SCL is high (stop condition), SDA hold time and SCL start hold time are also configured according to the SCL stop hold time.

 $struct\_i2c\_master\_transfer$ 

*#include <fsl\_i2c.h>* I2C master transfer structure.

### **Public Members**

uint32\_t flags

A transfer flag which controls the transfer.

 $uint8\_t \ {\rm slaveAddress}$ 

7-bit slave address.

 $i2c\_direction\_t$  direction

A transfer direction, read or write.

 $uint32_t$  subaddress

A sub address. Transferred MSB first.

 $uint8\_t\ {\rm subaddressSize}$ 

A size of the command buffer.

uint8\_t \*volatile data

A transfer buffer.

volatile size\_t dataSize A transfer size.

struct \_i2c\_master\_handle
 #include <fsl\_i2c.h> I2C master handle structure.

### **Public Members**

*i2c\_master\_transfer\_t* transfer I2C master transfer copy.

 $size\_t \ {\rm transferSize}$ 

Total bytes to be transferred.

### $uint8\_t \; {\rm state}$

A transfer state maintained during transfer.

 $i2c\_master\_transfer\_callback\_t \ {\rm completionCallback}$ 

A callback function called when the transfer is finished.

void \*userData

A callback parameter passed to the callback function.

 $struct\_i2c\_slave\_transfer$ 

*#include <fsl\_i2c.h>* I2C slave transfer structure.

#### **Public Members**

*i2c\_slave\_transfer\_event\_t* event A reason that the callback is invoked.

uint8\_t \*volatile data

A transfer buffer.

volatile size\_t dataSize A transfer size.

 $status_t$  completionStatus

Success or error code describing how the transfer completed. Only applies for kI2C\_SlaveCompletionEvent.

 $size\_t \ {\rm transferredCount}$ 

A number of bytes actually transferred since the start or since the last repeated start.

#### $struct\_i2c\_slave\_handle$

*#include <fsl\_i2c.h>* I2C slave handle structure.

### **Public Members**

volatile bool isBusy
Indicates whether a transfer is busy.
i2c\_slave\_transfer\_t transfer

I2C slave transfer copy.

uint32\_t eventMask A mask of enabled events.

*i2c\_slave\_transfer\_callback\_t* callback

A callback function called at the transfer event.

void \*userData

A callback parameter passed to the callback.

# 2.12 Irq

uint32\_t IRQ\_GetInstance(IRQ\_Type \*base) Get irq instance.

#### Parameters

• base – IRQ peripheral base pointer

**Return values** Irq – instance number. void IRQ\_Init(IRQ\_Type \*base, const irq\_config\_t \*config)

Initializes the IRQ pin used by the board.

To initialize the IRQ pin, define a irq configuration, specify whhether enable pull-up, the edge and detect mode. Then, call the IRQ\_Init() function.

This is an example to initialize irq configuration.

irq\_config\_t config =
{
 true,
 kIRQ\_FallingEdgeorLowlevel,
 kIRQ\_DetectOnEdgesOnly
}

## Parameters

- base IRQ peripheral base pointer
- config IRQ configuration pointer

void IRQ\_Deinit(IRQ\_Type \*base)

Deinitialize IRQ peripheral.

This function disables the IRQ clock.

## Parameters

• base – IRQ peripheral base pointer.

**Return values** 

None. -

 $static \ inline \ void \ {\rm IRQ\_Enable}(IRQ\_Type \ *base, \ bool \ enable)$ 

Enable/disable IRQ pin.

### Parameters

- base IRQ peripheral base pointer.
- enable true to enable IRQ pin, else disable IRQ pin.

### **Return values**

None. –

static inline void IRQ\_EnableInterrupt(IRQ\_Type \*base, bool enable) Enable/disable IRQ pin interrupt.

### **Parameters**

- base IRQ peripheral base pointer.
- enable true to enable IRQF assert interrupt request, else disable.

### **Return values**

None. –

 $static \ in line \ void \ \mathrm{IRQ\_ClearIRQFlag}(IRQ\_Type \ *base)$ 

Clear IRQF flag.

This function clears the IRQF flag.

### Parameters

• base – IRQ peripheral base pointer.

# **Return values**

None. –

```
static inline uint32_t IRQ GetIRQFlag(IRQ_Type *base)
     Get IRQF flag.
     This function returns the IRQF flag.
         Parameters
               • base – IRQ peripheral base pointer.
         Return values
             status – = 0 IRQF flag deasserted. = 1 IRQF flag asserted.
FSL IRQ DRIVER VERSION
     Version 2.0.2.
enum __irq__edge
     Interrupt Request (IRQ) Edge Select.
     Values:
     enumerator kIRQ_FallingEdgeorLowlevel
         IRQ is falling-edge or falling-edge/low-level sensitive
     enumerator kIRQ RisingEdgeorHighlevel
         IRQ is rising-edge or rising-edge/high-level sensitive
enum _irq_mode
     Interrupt Request (IRQ) Detection Mode.
     Values:
     enumerator kIRQ_DetectOnEdgesOnly
         IRQ event is detected only on falling/rising edges
     enumerator kIRQ_DetectOnEdgesAndEdges
         IRQ event is detected on falling/rising edges and low/high levels
typedef enum _irq_edge irq_edge_t
     Interrupt Request (IRQ) Edge Select.
typedef enum _irq_mode irq_mode_t
     Interrupt Request (IRQ) Detection Mode.
typedef struct _irq_config irq_config_t
     The IRQ pin configuration structure.
struct _irq_config
     #include <fsl irq.h> The IRQ pin configuration structure.
     Public Members
     bool enablePullDevice
         Enable/disable the internal pullup device when the IRQ pin is enabled
     irq_edge_t edgeSelect
         Select the polarity of edges or levels on the IRQ pin that cause IRQF to be set
     irq_mode_t detectMode
```

select either edge-only detection or edge-and-level detection

# 2.13 IRQ: external interrupt (IRQ) module

# 2.14 KBI: Keyboard interrupt Driver

void KBI\_Init(KBI\_Type \*base, kbi\_config\_t \*configure)

KBI initialize. This function ungates the KBI clock and initializes KBI. This function must be called before calling any other KBI driver functions.

#### Parameters

- base KBI peripheral base address.
- configure The KBI configuration structure pointer.

### void KBI\_Deinit(KBI\_Type \*base)

Deinitializes the KBI module and gates the clock. This function gates the KBI clock. As a result, the KBI module doesn't work after calling this function.

### Parameters

• base – KBI peripheral base address.

static inline void KBI\_EnableInterrupts(KBI\_Type \*base)

Enables the interrupt.

### Parameters

• base – KBI peripheral base address.

static inline void KBI\_DisableInterrupts(KBI\_Type \*base)

Disables the interrupt.

### Parameters

• base – KBI peripheral base address.

static inline bool KBI\_IsInterruptRequestDetected(KBI\_Type \*base) Gets the KBI interrupt event status.

### Parameters

• base – KBI peripheral base address.

### Returns

The status of the KBI interrupt request is detected.

static inline void KBI\_ClearInterruptFlag(KBI\_Type \*base)

# Clears KBI status flag.

### Parameters

• base – KBI peripheral base address.

 $static \ inline \ uint32\_t \ {\rm KBI\_GetSourcePinStatus}(KBI\_Type \ *base)$ 

### Gets the KBI Source pin status.

### **Parameters**

• base – KBI peripheral base address.

### Returns

The status indicates the active pin defined as keyboard interrupt which is pushed.

FSL\_KBI\_DRIVER\_VERSION KBI driver version. enum \_kbi\_detect\_mode KBI detection mode. Values: enumerator kKBI\_EdgesDetect The keyboard detects edges only. enumerator kKBI\_EdgesLevelDetect The keyboard detects both edges and levels. typedef uint32\_t kbi\_reg\_t typedef enum \_kbi\_detect\_mode kbi\_detect\_mode\_t KBI detection mode.

typedef struct \_*kbi\_config* kbi\_config\_t KBI configuration.

struct \_kbi\_config
#include <fsl\_kbi.h> KBI configuration.

# **Public Members**

uint32\_t pinsEnabled

The eight kbi pins, set 1 to enable the corresponding KBI interrupt pins.

 $uint32\_t \ {\rm pinsEdge}$ 

The edge selection for each kbi pin: 1 — rinsing edge, 0 — falling edge.

*kbi\_detect\_mode\_t* mode The kbi detection mode.

# 2.15 Common Driver

FSL\_COMMON\_DRIVER\_VERSION common driver version. DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE No debug console. DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART Debug console based on UART. DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART Debug console based on LPUART. DEBUG CONSOLE DEVICE TYPE LPSCI Debug console based on LPSCI. DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC Debug console based on USBCDC. DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM Debug console based on FLEXCOMM. DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART Debug console based on i.MX UART.

```
DEBUG CONSOLE DEVICE TYPE VUSART
    Debug console based on LPC VUSART.
DEBUG CONSOLE DEVICE TYPE MINI USART
    Debug console based on LPC_USART.
DEBUG CONSOLE DEVICE TYPE SWO
    Debug console based on SWO.
DEBUG CONSOLE DEVICE TYPE QSCI
    Debug console based on QSCI.
MIN(a, b)
    Computes the minimum of a and b.
MAX(a, b)
    Computes the maximum of a and b.
UINT16 MAX
    Max value of uint16_t type.
UINT32 MAX
    Max value of uint32_t type.
SDK ATOMIC LOCAL ADD(addr, val)
    Add value val from the variable at address address.
SDK ATOMIC LOCAL SUB(addr, val)
    Subtract value val to the variable at address address.
SDK ATOMIC LOCAL SET(addr, bits)
    Set the bits specifiled by bits to the variable at address address.
SDK ATOMIC LOCAL CLEAR(addr, bits)
    Clear the bits specifiled by bits to the variable at address address.
SDK ATOMIC LOCAL TOGGLE(addr, bits)
    Toggle the bits specifiled by bits to the variable at address address.
SDK ATOMIC LOCAL CLEAR AND SET(addr, clearBits, setBits)
    For the variable at address address, clear the bits specifiled by clearBits and set the bits
    specifiled by setBits.
SDK ATOMIC LOCAL COMPARE AND SET(addr, expected, newValue)
    For the variable at address address, check whether the value equal to expected. If value
    same as expected then update newValue to address and return true, else return false.
SDK ATOMIC LOCAL TEST AND SET(addr, newValue)
    For the variable at address address, set as newValue value and return old value.
USEC TO COUNT(us, clockFreqInHz)
    Macro to convert a microsecond period to raw count value
COUNT TO USEC(count, clockFreqInHz)
    Macro to convert a raw count value to microsecond
MSEC TO COUNT(ms, clockFreqInHz)
    Macro to convert a millisecond period to raw count value
COUNT TO MSEC(count, clockFreqInHz)
    Macro to convert a raw count value to millisecond
SDK ISR EXIT BARRIER
```

SDK\_SIZEALIGN(var, alignbytes)

Macro to define a variable with L1 d-cache line size alignment

Macro to define a variable with L2 cache line size alignment

Macro to change a value to a given size aligned value

AT\_NONCACHEABLE\_SECTION(var)

Define a variable var, and place it in non-cacheable section.

```
AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes)
```

Define a variable *var*, and place it in non-cacheable section, the start address of the variable is aligned to *alignbytes*.

```
AT_NONCACHEABLE_SECTION_INIT(var)
```

Define a variable var with initial value, and place it in non-cacheable section.

```
AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes)
```

Define a variable *var* with initial value, and place it in non-cacheable section, the start address of the variable is aligned to *alignbytes*.

enum \_\_status\_groups

Status group numbers.

Values:

enumerator kStatusGroup\_Generic Group number for generic status codes.

- enumerator kStatusGroup\_FLASH Group number for FLASH status codes.
- enumerator kStatusGroup\_LPSPI Group number for LPSPI status codes.
- enumerator kStatusGroup FLEXIO SPI

Group number for FLEXIO SPI status codes.

enumerator kStatusGroup\_DSPI Group number for DSPI status codes.

enumerator kStatusGroup\_FLEXIO\_UART Group number for FLEXIO UART status codes.

enumerator kStatusGroup\_FLEXIO\_I2C Group number for FLEXIO I2C status codes.

enumerator kStatusGroup\_LPI2C Group number for LPI2C status codes.

enumerator kStatusGroup\_UART Group number for UART status codes.

enumerator kStatusGroup I2C

Group number for UART status codes.

enumerator kStatusGroup\_LPSCI

Group number for LPSCI status codes.

enumerator kStatusGroup\_LPUART

Group number for LPUART status codes.

enumerator kStatusGroup\_SPI Group number for SPI status code. enumerator kStatusGroup\_XRDC Group number for XRDC status code. enumerator kStatusGroup\_SEMA42 Group number for SEMA42 status code. enumerator kStatusGroup\_SDHC Group number for SDHC status code enumerator kStatusGroup SDMMC Group number for SDMMC status code enumerator kStatusGroup SAI Group number for SAI status code enumerator kStatusGroup MCG Group number for MCG status codes. enumerator kStatusGroup\_SCG Group number for SCG status codes. enumerator kStatusGroup SDSPI Group number for SDSPI status codes. enumerator kStatusGroup\_FLEXIO\_I2S Group number for FLEXIO I2S status codes enumerator kStatusGroup\_FLEXIO\_MCULCD Group number for FLEXIO LCD status codes enumerator kStatusGroup\_FLASHIAP Group number for FLASHIAP status codes enumerator kStatusGroup FLEXCOMM I2C Group number for FLEXCOMM I2C status codes enumerator kStatusGroup I2S Group number for I2S status codes enumerator kStatusGroup\_IUART Group number for IUART status codes enumerator kStatusGroup CSI Group number for CSI status codes enumerator kStatusGroup\_MIPI\_DSI Group number for MIPI DSI status codes enumerator kStatusGroup\_SDRAMC Group number for SDRAMC status codes. enumerator kStatusGroup\_POWER Group number for POWER status codes. enumerator kStatusGroup ENET Group number for ENET status codes. enumerator kStatusGroup\_PHY Group number for PHY status codes. enumerator kStatusGroup\_TRGMUX Group number for TRGMUX status codes.

enumerator kStatusGroup SMARTCARD Group number for SMARTCARD status codes. enumerator kStatusGroup\_LMEM Group number for LMEM status codes. enumerator kStatusGroup\_QSPI Group number for QSPI status codes. enumerator kStatusGroup DMA Group number for DMA status codes. enumerator kStatusGroup EDMA Group number for EDMA status codes. enumerator kStatusGroup DMAMGR Group number for DMAMGR status codes. enumerator kStatusGroup\_FLEXCAN Group number for FlexCAN status codes. enumerator kStatusGroup LTC Group number for LTC status codes. enumerator kStatusGroup\_FLEXIO\_CAMERA Group number for FLEXIO CAMERA status codes. enumerator kStatusGroup\_LPC\_SPI Group number for LPC SPI status codes. enumerator kStatusGroup\_LPC\_USART Group number for LPC USART status codes. enumerator kStatusGroup DMIC Group number for DMIC status codes. enumerator kStatusGroup SDIF Group number for SDIF status codes. enumerator kStatusGroup\_SPIFI Group number for SPIFI status codes. enumerator kStatusGroup OTP Group number for OTP status codes. enumerator kStatusGroup\_MCAN Group number for MCAN status codes. enumerator kStatusGroup\_CAAM Group number for CAAM status codes. enumerator kStatusGroup\_ECSPI Group number for ECSPI status codes. enumerator kStatusGroup USDHC Group number for USDHC status codes. enumerator kStatusGroup\_LPC\_I2C Group number for LPC\_I2C status codes. enumerator kStatusGroup\_DCP Group number for DCP status codes.

enumerator kStatusGroup MSCAN Group number for MSCAN status codes. enumerator kStatusGroup\_ESAI Group number for ESAI status codes. enumerator kStatusGroup\_FLEXSPI Group number for FLEXSPI status codes. enumerator kStatusGroup MMDC Group number for MMDC status codes. enumerator kStatusGroup PDM Group number for MIC status codes. enumerator kStatusGroup SDMA Group number for SDMA status codes. enumerator kStatusGroup\_ICS Group number for ICS status codes. enumerator kStatusGroup SPDIF Group number for SPDIF status codes. enumerator kStatusGroup\_LPC\_MINISPI Group number for LPC MINISPI status codes. enumerator kStatusGroup\_HASHCRYPT Group number for Hashcrypt status codes enumerator kStatusGroup LPC SPI SSP Group number for LPC SPI SSP status codes. enumerator kStatusGroup I3C Group number for I3C status codes enumerator kStatusGroup LPC I2C 1 Group number for LPC\_I2C\_1 status codes. enumerator kStatusGroup\_NOTIFIER Group number for NOTIFIER status codes. enumerator kStatusGroup DebugConsole Group number for debug console status codes. enumerator kStatusGroup\_SEMC Group number for SEMC status codes. enumerator kStatusGroup\_ApplicationRangeStart Starting number for application groups. enumerator kStatusGroup\_IAP Group number for IAP status codes enumerator kStatusGroup SFA Group number for SFA status codes enumerator kStatusGroup\_SPC Group number for SPC status codes. enumerator kStatusGroup\_PUF Group number for PUF status codes.

enumerator kStatusGroup TOUCH PANEL Group number for touch panel status codes enumerator kStatusGroup\_VBAT Group number for VBAT status codes enumerator kStatusGroup\_XSPI Group number for XSPI status codes enumerator kStatusGroup PNGDEC Group number for PNGDEC status codes enumerator kStatusGroup JPEGDEC Group number for JPEGDEC status codes enumerator kStatusGroup HAL GPIO Group number for HAL GPIO status codes. enumerator kStatusGroup\_HAL\_UART Group number for HAL UART status codes. enumerator kStatusGroup HAL TIMER Group number for HAL TIMER status codes. enumerator kStatusGroup\_HAL\_SPI Group number for HAL SPI status codes. enumerator kStatusGroup\_HAL\_I2C Group number for HAL I2C status codes. enumerator kStatusGroup\_HAL\_FLASH Group number for HAL FLASH status codes. enumerator kStatusGroup HAL PWM Group number for HAL PWM status codes. enumerator kStatusGroup HAL RNG Group number for HAL RNG status codes. enumerator kStatusGroup\_HAL\_I2S Group number for HAL I2S status codes. enumerator kStatusGroup HAL ADC SENSOR Group number for HAL ADC SENSOR status codes. enumerator kStatusGroup\_TIMERMANAGER Group number for TiMER MANAGER status codes. enumerator kStatusGroup\_SERIALMANAGER Group number for SERIAL MANAGER status codes. enumerator kStatusGroup\_LED Group number for LED status codes. enumerator kStatusGroup BUTTON Group number for BUTTON status codes. enumerator kStatusGroup\_EXTERN\_EEPROM Group number for EXTERN EEPROM status codes. enumerator kStatusGroup\_SHELL Group number for SHELL status codes.

enumerator kStatusGroup\_MEM\_MANAGER Group number for MEM MANAGER status codes. enumerator kStatusGroup\_LIST Group number for List status codes. enumerator kStatusGroup\_OSA Group number for OSA status codes. enumerator kStatusGroup COMMON TASK Group number for Common task status codes. enumerator kStatusGroup MSG Group number for messaging status codes. enumerator kStatusGroup SDK OCOTP Group number for OCOTP status codes. enumerator kStatusGroup\_SDK\_FLEXSPINOR Group number for FLEXSPINOR status codes. enumerator kStatusGroup CODEC Group number for codec status codes. enumerator kStatusGroup\_ASRC Group number for codec status ASRC. enumerator kStatusGroup\_OTFAD Group number for codec status codes. enumerator kStatusGroup\_SDIOSLV Group number for SDIOSLV status codes. enumerator kStatusGroup MECC Group number for MECC status codes. enumerator kStatusGroup\_ENET\_QOS Group number for ENET\_QOS status codes. enumerator kStatusGroup\_LOG Group number for LOG status codes. enumerator kStatusGroup I3CBUS Group number for I3CBUS status codes. enumerator kStatusGroup\_QSCI Group number for QSCI status codes. enumerator kStatusGroup\_ELEMU Group number for ELEMU status codes. enumerator kStatusGroup\_QUEUEDSPI Group number for QSPI status codes. enumerator kStatusGroup POWER MANAGER Group number for POWER\_MANAGER status codes. enumerator kStatusGroup\_IPED Group number for IPED status codes. enumerator kStatusGroup\_ELS\_PKC Group number for ELS PKC status codes.

enumerator kStatusGroup CSS PKC Group number for CSS PKC status codes. enumerator kStatusGroup\_HOSTIF Group number for HOSTIF status codes. enumerator kStatusGroup\_CLIF Group number for CLIF status codes. enumerator kStatusGroup BMA Group number for BMA status codes. enumerator kStatusGroup NETC Group number for NETC status codes. enumerator kStatusGroup\_ELE Group number for ELE status codes. enumerator kStatusGroup\_GLIKEY Group number for GLIKEY status codes. enumerator kStatusGroup AON POWER Group number for AON POWER status codes. enumerator kStatusGroup\_AON\_COMMON Group number for AON COMMON status codes. enumerator kStatusGroup\_ENDAT3 Group number for ENDAT3 status codes. enumerator kStatusGroup\_HIPERFACE Group number for HIPERFACE status codes. enumerator kStatusGroup NPX Group number for NPX status codes. enumerator kStatusGroup\_ELA\_CSEC Group number for ELA\_CSEC status codes. enumerator kStatusGroup\_FLEXIO\_T\_FORMAT Group number for T-format status codes. enumerator kStatusGroup FLEXIO A FORMAT Group number for A-format status codes. Generic status return codes. Values: enumerator kStatus Success Generic status for Success. enumerator kStatus Fail Generic status for Fail. enumerator kStatus ReadOnly Generic status for read only failure. enumerator kStatus OutOfRange

Generic status for out of range access.

enumerator kStatus\_InvalidArgument

Generic status for invalid argument check.

enumerator kStatus\_Timeout

Generic status for timeout.

- enumerator kStatus\_NoTransferInProgress Generic status for no transfer in progress.
- enumerator kStatus Busy

Generic status for module is busy.

enumerator kStatus\_NoData

Generic status for no data is found for the operation.

 $typedef \ int 32\_t \ {\rm status\_t}$ 

Type used for all status and error return values.

void \*SDK\_Malloc(size\_t size, size\_t alignbytes)

Allocate memory with given alignment and aligned size.

This is provided to support the dynamically allocated memory used in cache-able region.

## **Parameters**

- size The length required to malloc.
- alignbytes The alignment size.

## **Return values**

 $\operatorname{The}-allocated$  memory.

 $void \; {\rm SDK\_Free}(void \; {}^{*}ptr)$ 

Free memory.

### Parameters

• ptr – The memory to be release.

 $void \ {\rm SDK\_DelayAtLeastUs}(uint 32\_t \ delayTime\_us, \ uint 32\_t \ coreClock\_Hz)$ 

Delay at least for some time. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

### Parameters

- delayTime\_us Delay time in unit of microsecond.
- coreClock\_Hz Core clock frequency with Hz.

static inline status\_t EnableIRQ(IRQn\_Type interrupt)

Enable specific interrupt.

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

### Parameters

• interrupt – The IRQ number.

### **Return values**

• kStatus\_Success – Interrupt enabled successfully

• kStatus\_Fail - Failed to enable the interrupt

static inline status\_t DisableIRQ(IRQn\_Type interrupt)

Disable specific interrupt.

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

### **Parameters**

• interrupt – The IRQ number.

### **Return values**

- kStatus\_Success Interrupt disabled successfully
- kStatus\_Fail Failed to disable the interrupt

static inline status\_t EnableIRQWithPriority(IRQn\_Type interrupt, uint8\_t priNum)

Enable the IRQ, and also set the interrupt priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

- interrupt The IRQ to Enable.
- priNum Priority number set to interrupt controller register.

### **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

static inline status\_t IRQ\_SetPriority(IRQn\_Type interrupt, uint8\_t priNum)

Set the IRQ priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

### **Parameters**

- interrupt The IRQ to set.
- priNum Priority number set to interrupt controller register.

#### **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

static inline status\_t IRQ\_ClearPendingIRQ(IRQn\_Type interrupt)

Clear the pending IRQ flag.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

• interrupt – The flag which IRQ to clear.

### **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

static inline uint32\_t DisableGlobalIRQ(void)

Disable the global IRQ.

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

#### Returns

Current primask value.

static inline void EnableGlobalIRQ(uint32\_t primask)

Enable the global IRQ.

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the EnableGlobalIRQ() and DisableGlobalIRQ() in pair.

#### **Parameters**

• primask – value of primask register to be restored. The primask value is supposed to be provided by the DisableGlobalIRQ().

static inline uint32\_t \_SDK\_AtomicTestAndSet(uint32\_t \*addr, uint32\_t newValue)

FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ

Macro to use the default weak IRQ handler in drivers.

MAKE\_STATUS(group, code)

Construct a status code value from a group and code number.

MAKE\_VERSION(major, minor, bugfix)

Construct the version number for drivers.

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

 $\mathrm{ARRAY}\_\mathrm{SIZE}(x)$ 

Computes the number of elements in an array.

UINT64\_H(X)

Macro to get upper 32 bits of a 64-bit value

UINT $64_L(X)$ 

Macro to get lower 32 bits of a 64-bit value

SUPPRESS\_FALL\_THROUGH\_WARNING()

For switch case code block, if case section ends without "break;" statement, there wil be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc. To suppress this warning, "SUPPRESS\_FALL\_THROUGH\_WARNING();" need to be added at the end of each case section which misses "break;" statement.

 $MSDK\_REG\_SECURE\_ADDR(x)$ 

Convert the register address to the one used in secure mode.

 $\mathrm{MSDK\_REG\_NONSECURE\_ADDR}(x)$ 

Convert the register address to the one used in non-secure mode.

MSDK\_INVALID\_IRQ\_HANDLER

Invalid IRQ handler address.

# 2.16 MCM: Miscellaneous Control Module

FSL\_MCM\_DRIVER\_VERSION MCM driver version.

MCM driver version.

Enum \_mcm\_interrupt\_flag. Interrupt status flag mask. .

Values:

enumerator kMCM\_CacheWriteBuffer Cache Write Buffer Error Enable. enumerator kMCM\_ParityError Cache Parity Error Enable. enumerator kMCM\_FPUInvalidOperation FPU Invalid Operation Interrupt Enable. enumerator kMCM\_FPUDivideByZero FPU Divide-by-zero Interrupt Enable. enumerator kMCM\_FPUOverflow

FPU Overflow Interrupt Enable.

enumerator kMCM\_FPUUnderflow FPU Underflow Interrupt Enable.

enumerator kMCM\_FPUInexact FPU Inexact Interrupt Enable.

 $enumerator \ {\rm kMCM\_FPUInputDenormalInterrupt}$ 

FPU Input Denormal Interrupt Enable.

typedef union \_mcm\_buffer\_fault\_attribute mcm\_buffer\_fault\_attribute\_t The union of buffer fault attribute.

typedef union \_mcm\_lmem\_fault\_attribute mcm\_lmem\_fault\_attribute\_t The union of LMEM fault attribute. static inline void MCM\_EnableCrossbarRoundRobin(MCM\_Type \*base, bool enable) Enables/Disables crossbar round robin.

# Parameters

- base MCM peripheral base address.
- enable Used to enable/disable crossbar round robin.
  - **true** Enable crossbar round robin.
  - **false** disable crossbar round robin.

static inline void MCM\_EnableInterruptStatus(MCM\_Type \*base, uint32\_t mask)
Enables the interrupt.

# **Parameters**

- base MCM peripheral base address.
- mask Interrupt status flags mask(\_mcm\_interrupt\_flag).

 $static \ in line \ void \ {\rm MCM\_DisableInterruptStatus}(MCM\_Type \ *base, \ uint32\_t \ mask) \\ Disables \ the \ interrupt.$ 

# Parameters

- base MCM peripheral base address.
- mask Interrupt status flags mask(\_mcm\_interrupt\_flag).

 $static \ inline \ uint16\_t \ {\rm MCM\_GetInterruptStatus}(MCM\_Type \ *base)$ 

Gets the Interrupt status .

# Parameters

• base – MCM peripheral base address.

 $\label{eq:static} static inline void \ {\rm MCM\_ClearCacheWriteBufferErroStatus} (MCM\_Type \ *base) \\ Clears the Interrupt status .$ 

# Parameters

• base – MCM peripheral base address.

 $static\ inline\ uint 32\_t\ \mathrm{MCM\_GetBufferFaultAddress}(MCM\_Type\ *base)$  Gets buffer fault address.

# Parameters

• base – MCM peripheral base address.

# Gets buffer fault attributes.

# Parameters

• base – MCM peripheral base address.

 $static \ in line \ uint 32\_t \ \mathrm{MCM\_GetBufferFaultData}(MCM\_Type \ *base)$ 

Gets buffer fault data.

# Parameters

• base – MCM peripheral base address.

static inline void MCM\_LimitCodeCachePeripheralWriteBuffering(MCM\_Type \*base, bool enable) Limit code cache peripheral write buffering.

# Parameters

- base MCM peripheral base address.
- enable Used to enable/disable limit code cache peripheral write buffering.
  - **true** Enable limit code cache peripheral write buffering.
  - false disable limit code cache peripheral write buffering.

static inline void MCM\_BypassFixedCodeCacheMap(MCM\_Type \*base, bool enable) Bypass fixed code cache map.

# Parameters

- base MCM peripheral base address.
- enable Used to enable/disable bypass fixed code cache map.
  - true Enable bypass fixed code cache map.
  - false disable bypass fixed code cache map.

 $static\ inline\ void\ {\rm MCM\_EnableCodeBusCache}(MCM\_Type\ *base,\ bool\ enable)$ 

Enables/Disables code bus cache.

## Parameters

- base MCM peripheral base address.
- enable Used to disable/enable code bus cache.
  - true Enable code bus cache.
  - **false** disable code bus cache.

static inline void MCM\_ForceCodeCacheToNoAllocation(MCM\_Type \*base, bool enable) Force code cache to no allocation.

### **Parameters**

- base MCM peripheral base address.
- enable Used to force code cache to allocation or no allocation.
  - **true** Force code cache to no allocation.
  - **false** Force code cache to allocation.

static inline void MCM\_EnableCodeCacheWriteBuffer(MCM\_Type \*base, bool enable) Enables/Disables code cache write buffer.

### **Parameters**

- ${\rm base}$  MCM peripheral base address.
- enable Used to enable/disable code cache write buffer.
  - **true** Enable code cache write buffer.
  - false Disable code cache write buffer.

static inline void MCM\_ClearCodeBusCache(MCM\_Type \*base)

Clear code bus cache.

### Parameters

• base – MCM peripheral base address.

static inline void MCM\_EnablePcParityFaultReport(MCM\_Type \*base, bool enable) Enables/Disables PC Parity Fault Report.

## Parameters

- base MCM peripheral base address.
- enable Used to enable/disable PC Parity Fault Report.
  - **true** Enable PC Parity Fault Report.
  - false disable PC Parity Fault Report.

static inline void MCM\_EnablePcParity(MCM\_Type \*base, bool enable) Enables/Disables PC Parity.

### **Parameters**

- base MCM peripheral base address.
- enable Used to enable/disable PC Parity.
  - **true** Enable PC Parity.
  - false disable PC Parity.

 $static \ in line \ void \ \mathrm{MCM\_LockConfigState}(MCM\_Type \ *base)$ 

Lock the configuration state.

### Parameters

• base – MCM peripheral base address.

static inline void MCM\_EnableCacheParityReporting(MCM\_Type \*base, bool enable)
Enables/Disables cache parity reporting.

### Parameters

- base MCM peripheral base address.
- enable Used to enable/disable cache parity reporting.
  - **true** Enable cache parity reporting.
  - false disable cache parity reporting.

static inline uint32\_t MCM\_GetLmemFaultAddress(MCM\_Type \*base)
Gets LMEM fault address.

### **Parameters**

• base – MCM peripheral base address.

# Get LMEM fault attributes.

### Parameters

• base – MCM peripheral base address.

static inline uint64\_t MCM\_GetLmemFaultData(MCM\_Type \*base)

# Gets LMEM fault data.

### **Parameters**

• base – MCM peripheral base address.

 $\rm MCM\_LMFATR\_TYPE\_MASK$ 

MCM\_LMFATR\_MODE\_MASK

 $MCM\_LMFATR\_BUFF\_MASK$ 

MCM\_LMFATR\_CACH\_MASK

MCM\_ISCR\_STAT\_MASK

FSL\_COMPONENT\_ID

union \_\_mcm\_buffer\_fault\_attribute
 #include <fsl\_mcm.h> The union of buffer fault attribute.

#### **Public Members**

 $uint32_t$  attribute

Indicates the faulting attributes, when a properly-enabled cache write buffer error interrupt event is detected.

struct \_mcm\_buffer\_fault\_attribute.\_mcm\_buffer\_fault\_attribut attribute\_memory

struct \_\_mcm\_buffer\_fault\_attribut
#include <fsl\_mcm.h>

#### **Public Members**

uint32\_t busErrorDataAccessType Indicates the type of cache write buffer access.

- uint32\_t busErrorPrivilegeLevel Indicates the privilege level of the cache write buffer access.
- uint32\_t busErrorSize

Indicates the size of the cache write buffer access.

 $uint32\_t\ {\rm busErrorAccess}$ 

Indicates the type of system bus access.

 $uint32_t$  busErrorMasterID

Indicates the crossbar switch bus master number of the captured cache write buffer bus error.

uint32\_t busErrorOverrun Indicates if another cache write buffer bus error is detected.

# union \_mcm\_lmem\_fault\_attribute #include <fsl\_mcm.h> The union of LMEM fault attribute.

#### "include 931\_memure The union of Emilia function

### **Public Members**

uint32\_t attribute

Indicates the attributes of the LMEM fault detected.

struct \_mcm\_lmem\_fault\_attribute.\_mcm\_lmem\_fault\_attribut attribute\_memory

struct \_\_mcm\_lmem\_fault\_attribut
#include <fsl\_mcm.h>

## **Public Members**

uint32\_t parityFaultProtectionSignal Indicates the features of parity fault protection signal.

uint32 t parityFaultMasterSize

Indicates the parity fault master size.

 $uint32\_t\ {\rm parityFaultWrite}$ 

Indicates the parity fault is caused by read or write.

 $uint32\_t \; {\rm backdoorAccess}$ 

Indicates the LMEM access fault is initiated by core access or backdoor access.

 $uint32_t$  parityFaultSyndrome

Indicates the parity fault syndrome.

uint32\_t overrun

Indicates the number of faultss.

# 2.17 PIT: Periodic Interrupt Timer

void PIT\_Init(PIT\_Type \*base, const pit\_config\_t \*config)

Ungates the PIT clock, enables the PIT module, and configures the peripheral for basic operations.

Note: This API should be called at the beginning of the application using the PIT driver.

### Parameters

- base PIT peripheral base address
- config Pointer to the user's PIT config structure

void PIT\_Deinit(PIT\_Type \*base)

Gates the PIT clock and disables the PIT module.

### Parameters

• base – PIT peripheral base address

static inline void PIT\_GetDefaultConfig(pit\_config\_t \*config)

Fills in the PIT configuration structure with the default settings.

The default values are as follows.

config->enableRunInDebug = false;

### Parameters

• config – Pointer to the configuration structure.

static inline void PIT\_SetTimerChainMode(PIT\_Type \*base, *pit\_chnl\_t* channel, bool enable) Enables or disables chaining a timer with the previous timer.

When a timer has a chain mode enabled, it only counts after the previous timer has expired. If the timer n-1 has counted down to 0, counter n decrements the value by one. Each timer is 32-bits, which allows the developers to chain timers together and form a longer timer (64-bits and larger). The first timer (timer 0) can't be chained to any other timer.

### Parameters

- base PIT peripheral base address
- channel Timer channel number which is chained with the previous timer
- enable Enable or disable chain. true: Current timer is chained with the previous timer. false: Timer doesn't chain with other timers.

static inline void PIT\_EnableInterrupts(PIT\_Type \*base, pit\_chnl\_t channel, uint32\_t mask)
Enables the selected PIT interrupts.

## Parameters

- base PIT peripheral base address
- channel Timer channel number
- mask The interrupts to enable. This is a logical OR of members of the enumeration pit\_interrupt\_enable\_t

static inline void PIT\_DisableInterrupts(PIT\_Type \*base, pit\_chnl\_t channel, uint32\_t mask)
Disables the selected PIT interrupts.

## Parameters

- base PIT peripheral base address
- channel Timer channel number
- mask The interrupts to disable. This is a logical OR of members of the enumeration pit\_interrupt\_enable\_t

static inline uint32\_t PIT\_GetEnabledInterrupts(PIT\_Type \*base, pit\_chnl\_t channel)
Gets the enabled PIT interrupts.

### **Parameters**

- base PIT peripheral base address
- channel Timer channel number

### Returns

The enabled interrupts. This is the logical OR of members of the enumeration pit\_interrupt\_enable\_t

static inline uint32\_t PIT\_GetStatusFlags(PIT\_Type \*base, pit\_chnl\_t channel)

Gets the PIT status flags.

### Parameters

- base PIT peripheral base address
- channel Timer channel number

### Returns

The status flags. This is the logical OR of members of the enumeration  $pit\_status\_flags\_t$ 

static inline void PIT\_ClearStatusFlags(PIT\_Type \*base, *pit\_chnl\_t* channel, uint32\_t mask) Clears the PIT status flags.

### Parameters

- base PIT peripheral base address
- $\bullet \ {\rm channel-Timer\ channel\ number}$
- mask The status flags to clear. This is a logical OR of members of the enumeration pit\_status\_flags\_t

static inline void PIT\_SetTimerPeriod(PIT\_Type \*base, *pit\_chnl\_t* channel, uint32\_t count) Sets the timer period in units of count.

Timers begin counting from the value set by this function until it reaches 0, then it generates an interrupt and load this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded after the timer expires.

Note: Users can call the utility macros provided in fsl\_common.h to convert to ticks.

### Parameters

- base PIT peripheral base address
- channel Timer channel number
- count Timer period in units of ticks

static inline uint32\_t PIT\_GetCurrentTimerCount(PIT\_Type \*base, pit\_chnl\_t channel)

Reads the current timer counting value.

This function returns the real-time timer counting value, in a range from 0 to a timer period.

**Note:** Users can call the utility macros provided in fsl\_common.h to convert ticks to usec or msec.

#### **Parameters**

- base PIT peripheral base address
- channel Timer channel number

### Returns

Current timer counting value in ticks

static inline void PIT\_StartTimer(PIT\_Type \*base, pit\_chnl\_t channel)

Starts the timer counting.

After calling this function, timers load period value, count down to 0 and then load the respective start value again. Each time a timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

### Parameters

- base PIT peripheral base address
- channel Timer channel number.

static inline void PIT\_StopTimer(PIT\_Type \*base, pit\_chnl\_t channel)

Stops the timer counting.

This function stops every timer counting. Timers reload their periods respectively after the next time they call the PIT\_DRV\_StartTimer.

### Parameters

- base PIT peripheral base address
- channel Timer channel number.

FSL\_PIT\_DRIVER\_VERSION

PIT Driver Version 2.2.0.

## enum \_\_pit\_\_chnl

List of PIT channels.

Note: Actual number of available channels is SoC dependent

```
Values:
```

enumerator kPIT\_Chnl\_0 PIT channel number 0 enumerator kPIT\_Chnl\_1 PIT channel number 1 enumerator kPIT\_Chnl\_2 PIT channel number 2 enumerator kPIT\_Chnl\_3 PIT channel number 3 enum pit interrupt enable

List of PIT interrupts.

Values:

enumerator kPIT\_TimerInterruptEnable Timer interrupt enable

enum \_\_pit\_\_status\_\_flags List of PIT status flags.

Values:

enumerator kPIT\_TimerFlag Timer flag

```
typedef enum _pit_chnl pit_chnl_t
List of PIT channels.
```

**Note:** Actual number of available channels is SoC dependent

```
typedef enum_pit_interrupt_enable pit_interrupt_enable_t
List of PIT interrupts.
```

typedef enum \_pit\_status\_flags pit\_status\_flags\_t

List of PIT status flags.

typedef struct\_pit\_config pit\_config\_t

PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

uint64\_t PIT\_GetLifetimeTimerCount(PIT\_Type \*base)

Reads the current lifetime counter value.

The lifetime timer is a 64-bit timer which chains timer 0 and timer 1 together. Timer 0 and 1 are chained by calling the PIT\_SetTimerChainMode before using this timer. The period of lifetime timer is equal to the "period of timer 0 \* period of timer 1". For the 64-bit value, the higher 32-bit has the value of timer 1, and the lower 32-bit has the value of timer 0.

## Parameters

• base – PIT peripheral base address

Returns

Current lifetime timer value

 $struct\_pit\_config$ 

*#include <fsl\_pit.h>* PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

## **Public Members**

 $bool \ {\rm enable} RunInDebug$ 

true: Timers run in debug mode; false: Timers stop in debug mode

# 2.18 PORT Driver

```
enum __port__module__t
```

Module or peripheral for port pin selection.

Values:

enumerator kPORT\_NMI

NMI port pin select.

enumerator kPORT\_RESET

RESET pin select.

enumerator kPORT\_SWDE

Single wire debug port pin.

enumerator kPORT\_RTC

RTCO port pin select.

enumerator kPORT\_I2C0

I2C0 Port pin select.

enumerator kPORT\_SPI0 SPI0 port pin select.

enumerator kPORT UART0

UART0 port pin select.

enumerator kPORT FTM0CH0

FTM0\_CH0 port pin select.

enumerator kPORT FTM0CH1

FTM0\_CH1 port pin select.

enumerator kPORT\_FTM1CH0

FTM1\_CH0 port pin select.

enumerator kPORT\_FTM1CH1 FTM1\_CH1 port pin select.

```
enumerator kPORT_FTM2CH0
        FTM2_CH0 port pin select.
    enumerator kPORT_FTM2CH1
        FTM2_CH1 port pin select.
    enumerator kPORT_FTM2CH2
        FTM2_CH2 port pin select.
    enumerator kPORT FTM2CH3
        FTM2_CH3 port pin select.
enum __port_type__t
    Port type.
    Values:
    enumerator kPORT PTA
        PORT PTA.
    enumerator kPORT_PTB
        PORT PTB.
    enumerator kPORT PTC
        PORT PTC.
    enumerator kPORT PTD
        PORT PTD.
    enumerator kPORT PTE
        PORT PTE.
    enumerator kPORT PTF
        PORT PTF.
    enumerator kPORT PTG
        PORT PTG.
    enumerator kPORT PTH
        PORT PTH.
enum\_port\_pin\_index\_t
    Pin number, Notice this index enum has been deprecated and it will be removed in the next
    release.
    Values:
    enumerator kPORT_PinIdx0
        PORT PIN index 0.
    enumerator kPORT PinIdx1
        PORT PIN index 1.
    enumerator kPORT PinIdx2
        PORT PIN index 2.
    enumerator kPORT PinIdx3
        PORT PIN index 3.
    enumerator kPORT_PinIdx4
        PORT PIN index 4.
    enumerator kPORT PinIdx5
        PORT PIN index 5.
```

```
enumerator kPORT_PinIdx6
        PORT PIN index 6.
    enumerator kPORT PinIdx7
        PORT PIN index 7.
enum __port__pin__select__t
    Pin selection.
    Values:
    enumerator kPORT NMI OTHERS
        PTB4/FTM2_CH4 etc function as PTB4/FTM2_CH4 etc
    enumerator kPORT NMI NMIE
        PTB4/FTM2_CH4 etc function as NMI.
    enumerator kPORT RST OTHERS
        PTA5/IRQ etc function as PTA5/IRQ etc.
    enumerator kPORT RST RSTPE
        PTA5/IRQ etc function as REST.
    enumerator kPORT_SWDE_OTHERS
        PTA4/ACMP0 etc function as PTA4/ACMP0 etc.
    enumerator kPORT SWDE SWDE
        PTA4/ACMP0 etc function as SWD.
    enumerator kPORT RTCO PTC4
        RTCO is mapped to PTC4.
    enumerator kPORT RTCO PTC5
        RTCO is mapped to PTC5.
    enumerator kPORT I2C0 SCLPTA3 SDAPTA2
        I2C0_SCL and I2C0_SDA are mapped on PTA3 and PTA2, respectively.
    enumerator kPORT I2C0 SCLPTB7 SDAPTB6
        I2C0_SCL and I2C0_SDA are mapped on PTB7 and PTB6, respectively.
    enumerator kPORT SPI0 SCKPTB2 MOSIPTB3 MISOPTB4 PCSPTB5
        SPI0_SCK/MOSI/MISO/PCS0 are mapped on PTB2/PTB3/PTB4/PTB5.
    enumerator kPORT SPI0 SCKPTE0 MOSIPTE1 MISOPTE2 PCSPTE3
        SPI0_SCK/MOSI/MISO/PCS0 are mapped on PTE0/PTE1/PTE2/PTE3.
    enumerator kPORT UART0 RXPTB0 TXPTB1
        UARTO_RX and UARTO_TX are mapped on PTB0 and PTB1.
    enumerator kPORT UART0 RXPTA2 TXPTA3
        UART0_RX and UART0_TX are mapped on PTA2 and PTA3.
    enumerator kPORT_FTM0_CH0_PTA0
        FTM0_CH0 channels are mapped on PTA0.
    enumerator kPORT FTM0 CH0 PTB2
        FTM0_CH0 channels are mapped on PTB2.
    enumerator kPORT FTM0 CH1 PTA1
        FTM0_CH1 channels are mapped on PTA1.
```

enumerator kPORT\_FTM0\_CH1\_PTB3 FTM0\_CH1 channels are mapped on PTB3. enumerator kPORT FTM1 CH0 PTC4 FTM1\_CH0 channels are mapped on PTC4. enumerator kPORT\_FTM1\_CH0\_PTH2 FTM1 CH0 channels are mapped on PTH2. enumerator kPORT FTM1 CH1 PTC5 FTM1 CH1 channels are mapped on PTC5. enumerator kPORT FTM1 CH1 PTE7 FTM1\_CH1 channels are mapped on PTE7. enumerator kPORT FTM2 CH0 PTC0 FTM2\_CH0 channels are mapped on PTC0. enumerator kPORT\_FTM2\_CH0\_PTH0 FTM2\_CH0 channels are mapped on PTH0. enumerator kPORT FTM2 CH1 PTC1 FTM2 CH1 channels are mapped on PTC1. enumerator kPORT\_FTM2\_CH1\_PTH1 FTM2 CH1 channels are mapped on PTH1. enumerator kPORT\_FTM2\_CH2\_PTC2 FTM2 CH2 channels are mapped on PTC2. enumerator kPORT FTM2 CH2 PTD0 FTM2\_CH2 channels are mapped on PTD0. enumerator kPORT FTM2 CH3 PTC3 FTM2\_CH3 channels are mapped on PTC3. enumerator kPORT FTM2 CH3 PTD1 FTM2\_CH3 channels are mapped on PTD1. enum \_\_port\_filter\_\_pin\_\_t The PORT pins for input glitch filter configure. Values: enumerator kPORT FilterPTA Filter for input from PTA. enumerator kPORT FilterPTB Filter for input from PTB. enumerator kPORT FilterPTC Filter for input from PTC. enumerator kPORT FilterPTD Filter for input from PTD. enumerator kPORT FilterPTE Filter for input from PTE. enumerator kPORT FilterPTF Filter for input from PTF.

enumerator kPORT\_FilterPTG Filter for input from PTG. enumerator kPORT\_FilterPTH Filter for input from PTH. enumerator kPORT\_FilterRST Filter for input from RESET/IRQ. enumerator kPORT FilterKBI0 Filter for input from KBI0. enumerator kPORT FilterKBI1 Filter for input from KBI1. enumerator kPORT FilterNMI Filter for input from NMI.  $enum\_port\_filter\_select\_t$ The Filter selection for input pins. Values: enumerator kPORT\_BUSCLK\_OR\_NOFILTER Filter section BUSCLK for PTA~PTH, No filter for REST/KBI0/KBI1/NMI. enumerator kPORT FILTERDIV1 Filter Division Set 1. enumerator kPORT FILTERDIV2 Filter Division Set 2. enumerator kPORT FILTERDIV3 Filter Division Set 3. enum \_\_port\_highdrive\_\_pin\_\_t Port pin for high driver enable/disable control. Values: enumerator kPORT\_HighDrive\_PTB4 PTB4. enumerator kPORT HighDrive PTB5 PTB5. enumerator kPORT HighDrive PTD0 PTD0. enumerator kPORT\_HighDrive\_PTD1 PTD1. enumerator kPORT\_HighDrive\_PTE0 PTE0. enumerator kPORT\_HighDrive\_PTE1 PTE1. enumerator kPORT HighDrive PTH0 PTH0. enumerator kPORT\_HighDrive\_PTH1 PTH1.

typedef enum \_port\_module\_t port\_module\_t Module or peripheral for port pin selection. typedef enum \_port\_type\_t port\_type\_t

Port type.

typedef enum \_port\_pin\_index\_t port\_pin\_index\_t

Pin number, Notice this index enum has been deprecated and it will be removed in the next release.

typedef enum \_*port\_pin\_select\_t* port\_pin\_select\_t Pin selection.

typedef enum \_*port\_filter\_pin\_t* port\_filter\_pin\_t The PORT pins for input glitch filter configure.

- typedef enum\_*port\_filter\_select\_t* port\_filter\_select\_t The Filter selection for input pins.
- typedef enum\_*port\_highdrive\_pin\_t* port\_highdrive\_pin\_t Port pin for high driver enable/disable control.
- FSL\_PORT\_DRIVER\_VERSION Version 2.0.2.
- FSL\_PORT\_FILTER\_SELECT\_BITMASK The IOFLT Filter selection bit mask.
- void PORT\_SetPinSelect(port\_module\_t module, port\_pin\_select\_t pin)

Selects pin for modules.

This API is used to select the port pin for the module with multiple port pin selection. For example the FTM Channel 0 can be mapped to ether PTA0 or PTB2. Select FTM channel 0 map to PTA0 port pin as:

PORT\_SetPinSelect(kPORT\_FTM0CH0, kPORT\_FTM0\_CH0\_PTA0);

If you want to select a specified ALT for a given port pin, please add two more steps after calling PORT\_SetPinSelect:

- a. Enable module or the port control in the module for the ALT you want to select. For I2C ALT feature:all port enable is controlled by the module enable, so set IICEN in I2CX\_C1 to enable the port pins for I2C feature. For KBI ALT feature:each port pin is controlled independently by each bit in KBIx\_PE. set related bit in this register to enable the KBI feature in the port pin.
- b. Make sure there is no module enabled with higher priority than the ALT module feature you want to select.

**Note:** This API doesn't support to select specified ALT for a given port pin. The ALT feature is automatically selected by hardware according to the ALT priority: Low —> high: Alt1, Alt2, ... when peripheral modules has been enabled.

#### Parameters

- ${\rm module}$  Modules for pin selection. For NMI/RST module are write-once attribute after reset.
- pin Port pin selection for modules.

Selects the glitch filter for input pins.

# Parameters

- base PORT peripheral base pointer.
- port PORT pin, see "port\_filter\_pin\_t".
- filter Filter select, see "port\_filter\_select\_t".

static inline void PORT\_SetFilterDIV1WidthThreshold(PORT\_Type \*base, uint8\_t threshold) Sets the width threshold for glitch filter division set 1. '.

# **Parameters**

- base PORT peripheral base pointer.
- threshold PORT glitch filter width threshold, take refer to reference manual for detail information.
   0 LPOCLK 1 LPOCLK/2 2 LPOCLK/4 3 LPOCLK/8 4 LPOCLK/16 5 LPOCLK/32 6 LPOCLK/64 7 LPOCLK/128

static inline void PORT\_SetFilterDIV2WidthThreshold(PORT\_Type \*base, uint8\_t threshold) Sets the width threshold for glitch filter division set 2. '.

## **Parameters**

- base PORT peripheral base pointer.
- threshold PORT glitch filter width threshold, take refer to reference manual for detail information. 0 BUSCLK/32 1 BUSCLK/64 2 BUSCLK/128 3 BUSCLK/256 4 BUSCLK/512 5 BUSCLK/1024 6 BUSCLK/2048 7 BUSCLK/4096

static inline void PORT\_SetFilterDIV3WidthThreshold(PORT\_Type \*base, uint8\_t threshold) Sets the width threshold for glitch filter division set 3. '.

### Parameters

- base PORT peripheral base pointer.
- threshold PORT glitch filter width threshold, take refer to reference manual for detail information. 0 - BUSCLK/2 1 - BUSCLK/4 2 - BUSCLK/8 3 -BUSCLK/16

void PORT\_SetPinPullUpEnable(PORT\_Type \*base, port\_type\_t port, uint8\_t num, bool enable)
Enables or disables the port pull up.

### Parameters

- base PORT peripheral base pointer.
- port PORT type, such as PTA/PTB/PTC etc, see "port\_type\_t".
- num PORT Pin number, such as 0, 1, 2.... There are seven pins not exists in this device: PTG: PTG4, PTG5, PTG6, PTG7. PTH: PTH3, PTH4, PTH5. so, when set PTG, and PTH, please don't set the pins mentioned above. Please take refer to the reference manual.
- enable Enable or disable the pull up feature switch.

Set High drive for port pins.

### Parameters

• base – PORT peripheral base pointer.

- pin PORT pin support high drive.
- enable Enable or disable the high driver feature switch.

# 2.19 RTC: Real Time Clock

void RTC\_Init(RTC\_Type \*base, const rtc\_config\_t \*config)

Ungates the RTC clock and configures the peripheral for basic operation.

Note: This API should be called at the beginning of the application using the RTC driver.

#### **Parameters**

- base RTC peripheral base address
- config Pointer to the user's RTC configuration structure.

void RTC\_Deinit(RTC\_Type \*base)

Stops the timer and gate the RTC clock.

#### Parameters

• base – RTC peripheral base address

void RTC\_GetDefaultConfig(rtc\_config\_t \*config)

Fills in the RTC config struct with the default settings.

The default values are as follows.

```
config->clockSource = kRTC_BusClock;
config->prescaler = kRTC_ClockDivide_16_2048;
config->time_us = 1000000U;
```

#### Parameters

• config – Pointer to the user's RTC configuration structure.

status\_t RTC\_SetDatetime(rtc\_datetime\_t \*datetime)

Sets the RTC date and time according to the given time structure.

#### **Parameters**

 $\bullet$   $\mathrm{datetime}$  – Pointer to the structure where the date and time details are stored.

#### Returns

kStatus\_Success: Success in setting the time and starting the RTC kStatus\_InvalidArgument: Error because the datetime format is incorrect

```
void RTC_GetDatetime(rtc_datetime_t *datetime)
```

Gets the RTC time and stores it in the given time structure.

#### Parameters

 $\bullet$   $\mathrm{datetime}$  – Pointer to the structure where the date and time details are stored.

void RTC\_SetAlarm(uint32\_t second)

Sets the RTC alarm time.

#### Parameters

• second – Second value. User input the number of second. After seconds user input, alarm occurs.

void RTC\_GetAlarm(rtc\_datetime\_t \*datetime)

Returns the RTC alarm time.

## Parameters

-  $\operatorname{datetime}$  – Pointer to the structure where the alarm date and time details are stored.

void RTC\_SetAlarmCallback(*rtc\_alarm\_callback\_t* callback) Set the RTC alarm callback.

#### Parameters

• callback – The callback function.

Select Real-Time Clock Source and Clock Prescaler.

#### **Parameters**

- base RTC peripheral base address
- clock Select RTC clock source
- divide Select RTC clock prescaler value

uint32\_t RTC\_GetDivideValue(RTC\_Type \*base)

Get the RTC Divide value.

Note: This API should be called after selecting clock source and clock prescaler.

#### **Parameters**

• base – RTC peripheral base address

#### Returns

The Divider value. The Divider value depends on clock source and clock prescaler

static inline void RTC\_EnableInterrupts(RTC\_Type \*base, uint32\_t mask)

Enables the selected RTC interrupts.

#### Parameters

- base RTC peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration rtc\_interrupt\_enable\_t

static inline void RTC\_DisableInterrupts(RTC\_Type \*base, uint32\_t mask)

Disables the selected RTC interrupts.

#### Parameters

- base PIT peripheral base address
- mask The interrupts to disable. This is a logical OR of members of the enumeration rtc\_interrupt\_enable\_t

 $static \ inline \ uint32\_t \ {\rm RTC\_GetEnabledInterrupts}({\rm RTC\_Type}\ * base)$ 

Gets the enabled RTC interrupts.

#### Parameters

• base – RTC peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration rtc\_interrupt\_enable\_t

static inline uint32\_t RTC\_GetInterruptFlags(RTC\_Type \*base)

Gets the RTC interrupt flags.

#### Parameters

• base – RTC peripheral base address

#### Returns

The interrupt flags. This is the logical OR of members of the enumeration rtc\_interrupt\_flags\_t

static inline void RTC\_ClearInterruptFlags(RTC\_Type \*base, uint32\_t mask)

Clears the RTC interrupt flags.

#### Parameters

- base RTC peripheral base address
- ${\rm mask}$  The interrupt flags to clear. This is a logical OR of members of the enumeration rtc\_interrupt\_flags\_t

static inline void RTC\_EnableOutput(RTC\_Type \*base, uint32\_t mask)

Enable the RTC output. If RTC output is enabled, the RTCO pinout will be toggled when RTC counter overflows.

#### Parameters

- base RTC peripheral base address
- ${\rm mask}$  The Output to enable. This is a logical OR of members of the enumeration <code>rtc\_output\_enable\_t</code>

static inline void RTC\_DisableOutput(RTC\_Type \*base, uint32\_t mask)

Disable the RTC output.

#### Parameters

- base RTC peripheral base address
- ${\rm mask}$  The Output to disable. This is a logical OR of members of the enumeration <code>rtc\_output\_enable\_t</code>

 $static \ in line \ void \ {\rm RTC\_SetModuloValue}({\rm RTC\_Type}\ * base, \ uint 32\_t \ value)$ 

Set the RTC module value.

#### Parameters

- base RTC peripheral base address
- value The Module Value. The RTC Modulo register allows the compare value to be set to any value from 0x0000 to 0xFFFF

static inline uint16\_t RTC\_GetCountValue(RTC\_Type \*base)

Get the RTC Count value.

#### Parameters

• base – RTC peripheral base address

<b>Returns</b> The Count Value. The Count Value is allowed from 0x0000 to 0xFFFF
FSL_RTC_DRIVER_VERSION
Version 2.0.6
enum _rtc_clock_source
List of RTC clock source.
Values:
enumerator kRTC_ExternalClock External clock source
enumerator kRTC_LPOCLK Real-time clock source is 1 kHz (LPOCLK)
enumerator kRTC_ICSIRCLK Internal reference clock (ICSIRCLK)
enumerator kRTC_BusClock Bus clock
enum _rtc_clock_prescaler List of RTC clock prescaler.
Values:
enumerator kRTC_ClockDivide_off Off
enumerator kRTC_ClockDivide_1_128 If RTCLKS = x0, it is 1; if RTCLKS = x1, it is 128
enumerator kRTC_ClockDivide_2_256
If RTCLKS = $x0$ , it is 2; if RTCLKS = $x1$ , it is 256
enumerator kRTC_ClockDivide_4_512 If RTCLKS = x0, it is 4; if RTCLKS = x1, it is 512
enumerator kRTC_ClockDivide_8_1024 If RTCLKS = x0, it is 8; if RTCLKS = x1, it is 1024
enumerator kRTC_ClockDivide_16_2048 If RTCLKS = x0, it is 16; if RTCLKS = x1, it is 2048
enumerator kRTC_ClockDivide_32_100 If RTCLKS = x0, it is 32; if RTCLKS = x1, it is 100
enumerator kRTC_ClockDivide_64_1000 If RTCLKS = x0, it is 64; if RTCLKS = x1, it is 1000
enum _rtc_interrupt_enable List of RTC interrupts.
Values:
enumerator kRTC_InterruptEnable Interrupt enable
enum _RTC_interrupt_flags List of RTC Interrupt flags.
Values:

enumerator kRTC\_InterruptFlag Interrupt flag enum \_RTC\_output\_enable List of RTC Output. Values: enumerator kRTC OutputEnable Output enable typedef struct \_*rtc\_datetime* rtc\_datetime\_t Structure is used to hold the date and time. typedef enum \_*rtc\_clock\_source* rtc\_clock\_source\_t List of RTC clock source. typedef enum\_*rtc\_clock\_prescaler* rtc\_clock\_prescaler\_t List of RTC clock prescaler. typedef enum \_*rtc\_interrupt\_enable* rtc\_interrupt\_enable\_t List of RTC interrupts. typedef enum \_RTC\_interrupt\_flags rtc\_interrupt\_flags\_t List of RTC Interrupt flags.

```
typedef enum _RTC_output_enable rtc_output_enable_t
List of RTC Output.
```

```
typedef struct _rtc_config rtc_config_t
```

RTC config structure.

This structure holds the configuration settings for the RTC peripheral. To initialize this structure to reasonable defaults, call the RTC\_GetDefaultConfig() function and pass a pointer to your config structure instance.

```
typedef void (*rtc_alarm_callback_t)(void)
RTC alarm callback function.
```

```
struct\_rtc\_datetime
```

*#include <fsl\_rtc.h>* Structure is used to hold the date and time.

#### **Public Members**

```
uint16_t year
```

Range from 1970 to 2099.

```
uint8\_t \; {\rm month}
```

Range from 1 to 12.

```
uint8_t day
```

Range from 1 to 31 (depending on month).

```
uint8\_t \; {\rm hour}
```

Range from 0 to 23.

 $uint8\_t \ {\rm minute}$ 

Range from 0 to 59.

 $uint8_t$  second

Range from 0 to 59.

struct \_rtc\_config

*#include <fsl\_rtc.h>* RTC config structure.

This structure holds the configuration settings for the RTC peripheral. To initialize this structure to reasonable defaults, call the RTC\_GetDefaultConfig() function and pass a pointer to your config structure instance.

## 2.20 SPI: Serial Peripheral Interface Driver

## 2.21 SPI Driver

void SPI\_MasterGetDefaultConfig(spi\_master\_config\_t \*config)

Sets the SPI master configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in SPI\_MasterInit(). User may use the initialized structure unchanged in SPI\_MasterInit(), or modify some fields of the structure before calling SPI\_MasterInit(). After calling this API, the master is ready to transfer. Example:

spi\_master\_config\_t config; SPI\_MasterGetDefaultConfig(&config);

#### **Parameters**

• config – pointer to master config structure

void SPI\_MasterInit(SPI\_Type \*base, const spi\_master\_config\_t \*config, uint32\_t srcClock\_Hz)
Initializes the SPI with master configuration.

The configuration structure can be filled by user from scratch, or be set with default values by SPI\_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
spi_master_config_t config = {
.baudRate_Bps = 400000,
...
};
SPI_MasterInit(SPI0, &config);
```

#### Parameters

- base SPI base pointer
- config pointer to master configuration structure
- srcClock\_Hz Source clock frequency.

void SPI\_SlaveGetDefaultConfig(spi\_slave\_config\_t \*config)

Sets the SPI slave configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in SPI\_SlaveInit(). Modify some fields of the structure before calling SPI\_SlaveInit(). Example:

```
spi_slave_config_t config;
SPI_SlaveGetDefaultConfig(&config);
```

#### Parameters

• config – pointer to slave configuration structure

void SPI\_SlaveInit(SPI\_Type \*base, const spi\_slave\_config\_t \*config)

Initializes the SPI with slave configuration.

The configuration structure can be filled by user from scratch or be set with default values by SPI\_SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
spi_slave_config_t config = {
.polarity = kSPIClockPolarity_ActiveHigh;
.phase = kSPIClockPhase_FirstEdge;
.direction = kSPIMsbFirst;
...
};
SPI_MasterInit(SPI0, &config);
```

#### **Parameters**

- base SPI base pointer
- config pointer to master configuration structure

void SPI\_Deinit(SPI\_Type \*base)

De-initializes the SPI.

Calling this API resets the SPI module, gates the SPI clock. The SPI module can't work unless calling the SPI\_MasterInit/SPI\_SlaveInit to initialize module.

#### Parameters

• base – SPI base pointer

static inline void SPI\_Enable(SPI\_Type \*base, bool enable)

Enables or disables the SPI.

#### Parameters

- base SPI base pointer
- enable pass true to enable module, false to disable module

 $uint32\_t \ {\rm SPI\_GetStatusFlags}(SPI\_Type \ *base)$ 

## Gets the status flag.

#### **Parameters**

• base – SPI base pointer

#### Returns

SPI Status, use status flag to AND \_spi\_flags could get the related status.

static inline void SPI\_ClearInterrupt(SPI\_Type \*base, uint8\_t mask)

Clear the interrupt if enable INCTLR.

- $\operatorname{base}-SPI$  base pointer
- ${\rm mask}$  Interrupt need to be cleared The parameter could be any combination of the following values:
  - kSPI\_RxFullAndModfInterruptEnable
  - kSPI\_TxEmptyInterruptEnable
  - kSPI\_MatchInterruptEnable
  - kSPI\_RxFifoNearFullInterruptEnable
  - kSPI\_TxFifoNearEmptyInterruptEnable

 $void \ {\rm SPI\_EnableInterrupts} (SPI\_Type \ *base, \ uint 32\_t \ mask)$ 

Enables the interrupt for the SPI.

## Parameters

- base SPI base pointer
- $\mathrm{mask}$  SPI interrupt source. The parameter can be any combination of the following values:
  - kSPI\_RxFullAndModfInterruptEnable
  - kSPI\_TxEmptyInterruptEnable
  - kSPI\_MatchInterruptEnable
  - kSPI\_RxFifoNearFullInterruptEnable
  - kSPI\_TxFifoNearEmptyInterruptEnable

 $void \ {\rm SPI\_DisableInterrupts} (SPI\_Type \ *base, \ uint 32\_t \ mask)$ 

Disables the interrupt for the SPI.

### Parameters

- base SPI base pointer
- ${\rm mask}$  SPI interrupt source. The parameter can be any combination of the following values:
  - kSPI\_RxFullAndModfInterruptEnable
  - kSPI\_TxEmptyInterruptEnable
  - kSPI\_MatchInterruptEnable
  - kSPI\_RxFifoNearFullInterruptEnable
  - kSPI\_TxFifoNearEmptyInterruptEnable

static inline void SPI\_EnableDMA(SPI\_Type \*base, uint8\_t mask, bool enable)

#### Enables the DMA source for SPI.

#### Parameters

- base SPI base pointer
- mask SPI DMA source.
- enable True means enable DMA, false means disable DMA
- $static \ inline \ uint 32\_t \ {\rm SPI\_GetDataRegisterAddress}(SPI\_Type \ *base)$

Gets the SPI tx/rx data register address.

This API is used to provide a transfer address for the SPI DMA transfer configuration.

#### Parameters

• base – SPI base pointer

#### Returns

data register address uint32\_t SPI\_GetInstance(SPI\_Type \*base)

Get the instance for SPI module.

#### Parameters

-  ${\rm base}-SPI$  base address

static inline void SPI\_SetPinMode(SPI\_Type \*base, spi\_pin\_mode\_t pinMode)

Sets the pin mode for transfer.

### Parameters

- $\operatorname{base}-SPI$  base pointer
- pinMode pin mode for transfer AND \_spi\_pin\_mode could get the related configuration.

 $\label{eq:spi_masterSetBaudRate} void \ {\rm SPI}_{MasterSetBaudRate} (SPI_Type \ {\rm *base, \ uint32_t \ baudRate}_Bps, \ uint32_t \ srcClock_Hz) \\ {\rm Sets \ the \ baud \ rate \ for \ SPI \ transfer. \ This \ is \ only \ used \ in \ master.}$ 

#### Parameters

- base SPI base pointer
- baudRate\_Bps baud rate needed in Hz.
- srcClock\_Hz SPI source clock frequency in Hz.

static inline void SPI\_SetMatchData(SPI\_Type \*base, uint32\_t matchData)

Sets the match data for SPI.

The match data is a hardware comparison value. When the value received in the SPI receive data buffer equals the hardware comparison value, the SPI Match Flag in the S register (S[SPMF]) sets. This can also generate an interrupt if the enable bit sets.

#### Parameters

- base SPI base pointer
- matchData Match data.

void SPI\_EnableFIFO(SPI\_Type \*base, bool enable)

Enables or disables the FIFO if there is a FIFO.

#### Parameters

- base SPI base pointer
- enable True means enable FIFO, false means disable FIFO.

status\_t SPI\_WriteBlocking(SPI\_Type \*base, uint8\_t \*buffer, size\_t size)
Sends a buffer of data bytes using a blocking method.

Note: This function blocks via polling until all bytes have been sent.

#### Parameters

- base SPI base pointer
- buffer The data bytes to send
- size The number of data bytes to send

#### Returns

kStatus\_SPI\_Timeout The transfer timed out and was aborted.

void SPI\_WriteData(SPI\_Type \*base, uint16\_t data)

Writes a data into the SPI data register.

- base SPI base pointer
- data needs to be write.

uint16\_t SPI\_ReadData(SPI\_Type \*base)

Gets a data from the SPI data register.

#### Parameters

• base – SPI base pointer

#### Returns

Data in the register.

void SPI\_SetDummyData(SPI\_Type \*base, uint8\_t dummyData)

Set up the dummy data.

#### Parameters

- base SPI peripheral address.
- dummyData Data to be transferred when tx buffer is NULL.

void SPI\_MasterTransferCreateHandle(SPI\_Type \*base, *spi\_master\_handle\_t* \*handle, *spi\_master\_callback\_t* callback, void \*userData)

Initializes the SPI master handle.

This function initializes the SPI master handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

#### Parameters

- base SPI peripheral base address.
- handle SPI handle pointer.
- callback Callback function.
- userData User data.

status\_t SPI\_MasterTransferBlocking(SPI\_Type \*base, spi\_transfer\_t \*xfer)

Transfers a block of data using a polling method.

#### Parameters

- base SPI base pointer
- xfer pointer to spi\_xfer\_config\_t structure

#### **Return values**

- kStatus\_Success Successfully start a transfer.
- kStatus\_InvalidArgument Input argument is invalid.

 $status\_t \ {\rm SPI\_MasterTransferNonBlocking} ({\rm SPI\_Type}\ *{\rm base}, spi\_master\_handle\_t\ *{\rm handle}, s$ 

*spi\_transfer\_t* \*xfer)

Performs a non-blocking SPI interrupt transfer.

**Note:** The API immediately returns after transfer initialization is finished. Call SPI\_GetStatusIRQ() to get the transfer status.

Note: If SPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

#### Parameters

• base – SPI peripheral base address.

- handle pointer to spi\_master\_handle\_t structure which stores the transfer state
- xfer pointer to spi\_xfer\_config\_t structure

#### **Return values**

- kStatus\_Success Successfully start a transfer.
- kStatus\_InvalidArgument Input argument is invalid.
- kStatus\_SPI\_Busy SPI is not idle, is running another transfer.

Gets the bytes of the SPI interrupt transferred.

#### Parameters

- base SPI peripheral base address.
- handle Pointer to SPI transfer handle, this should be a static variable.
- count Transferred bytes of SPI master.

#### **Return values**

- kStatus\_SPI\_Success Succeed get the transfer count.
- $\rm kStatus\_NoTransferInProgress$  There is not a non-blocking transaction currently in progress.

void SPI\_MasterTransferAbort(SPI\_Type \*base, spi\_master\_handle\_t \*handle)
 Aborts an SPI transfer using interrupt.

#### Parameters

- base SPI peripheral base address.
- handle Pointer to SPI transfer handle, this should be a static variable.

void SPI\_MasterTransferHandleIRQ(SPI\_Type \*base, *spi\_master\_handle\_t* \*handle) Interrupts the handler for the SPI.

#### Parameters

- base SPI peripheral base address.
- ${\rm handle}-{\rm pointer}$  to spi\_master\_handle\_t structure which stores the transfer state.

void SPI\_SlaveTransferCreateHandle(SPI\_Type \*base, spi\_slave\_handle\_t \*handle,

spi\_slave\_callback\_t callback, void \*userData)

Initializes the SPI slave handle.

This function initializes the SPI slave handle which can be used for other SPI slave transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

- base SPI peripheral base address.
- handle SPI handle pointer.
- callback Callback function.
- userData User data.

Performs a non-blocking SPI slave interrupt transfer.

**Note:** The API returns immediately after the transfer initialization is finished. Call SPI\_GetStatusIRQ() to get the transfer status.

Note: If SPI transfer data frame size is 16 bits, the transfer size cannot be an odd number.

#### Parameters

- base SPI peripheral base address.
- ${\rm handle}-pointer$  to spi\_slave\_handle\_t structure which stores the transfer state
- xfer pointer to spi\_xfer\_config\_t structure

#### **Return values**

- kStatus\_Success Successfully start a transfer.
- kStatus\_InvalidArgument Input argument is invalid.
- kStatus\_SPI\_Busy SPI is not idle, is running another transfer.

Gets the bytes of the SPI interrupt transferred.

#### **Parameters**

- base SPI peripheral base address.
- handle Pointer to SPI transfer handle, this should be a static variable.
- count Transferred bytes of SPI slave.

#### **Return values**

- kStatus\_SPI\_Success Succeed get the transfer count.
- $\rm kStatus\_NoTransferInProgress$  There is not a non-blocking transaction currently in progress.

static inline void SPI\_SlaveTransferAbort(SPI\_Type \*base, spi\_slave\_handle\_t \*handle)
Aborts an SPI slave transfer using interrupt.

#### Parameters

- base SPI peripheral base address.
- handle Pointer to SPI transfer handle, this should be a static variable.

void SPI\_SlaveTransferHandleIRQ(SPI\_Type \*base, *spi\_slave\_handle\_t* \*handle) Interrupts a handler for the SPI slave.

- base SPI peripheral base address.
- ${\rm handle}$  pointer to spi\_slave\_handle\_t structure which stores the transfer state

```
FSL_SPI_DRIVER_VERSION
     SPI driver version.
     Return status for the SPI driver.
     Values:
     enumerator kStatus SPI Busy
         SPI bus is busy
     enumerator kStatus SPI Idle
         SPI is idle
     enumerator kStatus_SPI_Error
         SPI error
     enumerator kStatus SPI Timeout
         SPI timeout polling status flags.
enum spi clock polarity
     SPI clock polarity configuration.
     Values:
     enumerator kSPI_ClockPolarityActiveHigh
         Active-high SPI clock (idles low).
     enumerator kSPI_ClockPolarityActiveLow
         Active-low SPI clock (idles high).
enum _spi_clock_phase
     SPI clock phase configuration.
     Values:
     enumerator kSPI_ClockPhaseFirstEdge
         First edge on SPSCK occurs at the middle of the first cycle of a data transfer.
     enumerator kSPI ClockPhaseSecondEdge
         First edge on SPSCK occurs at the start of the first cycle of a data transfer.
enum spi shift direction
     SPI data shifter direction options.
     Values:
     enumerator kSPI MsbFirst
         Data transfers start with most significant bit.
     enumerator kSPI LsbFirst
         Data transfers start with least significant bit.
enum _spi_ss_output_mode
     SPI slave select output mode options.
     Values:
     enumerator kSPI_SlaveSelectAsGpio
         Slave select pin configured as GPIO.
     enumerator kSPI_SlaveSelectFaultInput
         Slave select pin configured for fault detection.
```

enumerator kSPI_SlaveSelectAutomaticOutput Slave select pin configured for automatic SPI output.
enum _spi_pin_mode
SPI pin mode options.
Values:
enumerator kSPI_PinModeNormal Pins operate in normal, single-direction mode.
enumerator kSPI_PinModeInput Bidirectional mode. Master: MOSI pin is input; Slave: MISO pin is input.
enumerator kSPI_PinModeOutput Bidirectional mode. Master: MOSI pin is output; Slave: MISO pin is output.
enum _spi_data_bitcount_mode SPI data length mode options.
Values:
enumerator kSPI_8BitMode 8-bit data transmission mode
enumerator kSPI_16BitMode 16-bit data transmission mode
enum _spi_interrupt_enable SPI interrupt sources.
Values:
enumerator kSPI_RxFullAndModfInterruptEnable Receive buffer full (SPRF) and mode fault (MODF) interrupt
enumerator kSPI_TxEmptyInterruptEnable Transmit buffer empty interrupt
enumerator kSPI_MatchInterruptEnable Match interrupt
enumerator kSPI_RxFifoNearFullInterruptEnable Receive FIFO nearly full interrupt
enumerator kSPI_TxFifoNearEmptyInterruptEnable Transmit FIFO nearly empty interrupt
enum _spi_flags SPI status flags.
Values:
enumerator kSPI_RxBufferFullFlag Read buffer full flag
enumerator kSPI_MatchFlag Match flag
enumerator kSPI_TxBufferEmptyFlag
Transmit buffer empty flag
enumerator kSPI_ModeFaultFlag Mode fault flag

enumerator kSPI\_RxFifoNearFullFlag Rx FIFO near full enumerator kSPI\_TxFifoNearEmptyFlag Tx FIFO near empty enumerator kSPI\_TxFifoFullFlag Tx FIFO full enumerator kSPI\_RxFifoEmptyFlag **Rx FIFO empty** enumerator kSPI TxFifoError Tx FIFO error enumerator kSPI RxFifoError **Rx FIFO error** enumerator kSPI\_TxOverflow **Tx FIFO Overflow** enumerator kSPI RxOverflow **Rx FIFO Overflow** enum \_spi\_w1c\_interrupt SPI FIFO write-1-to-clear interrupt flags. Values: enumerator kSPI RxFifoFullClearInterrupt **Receive FIFO full interrupt** enumerator kSPI\_TxFifoEmptyClearInterrupt Transmit FIFO empty interrupt enumerator kSPI RxNearFullClearInterrupt Receive FIFO nearly full interrupt enumerator kSPI TxNearEmptyClearInterrupt Transmit FIFO nearly empty interrupt enum spi txfifo watermark SPI TX FIFO watermark settings. Values: enumerator kSPI TxFifoOneFourthEmpty SPI tx watermark at 1/4 FIFO size enumerator kSPI TxFifoOneHalfEmpty SPI tx watermark at 1/2 FIFO size enum spi rxfifo watermark SPI RX FIFO watermark settings. Values: enumerator kSPI RxFifoThreeFourthsFull SPI rx watermark at 3/4 FIFO size enumerator kSPI RxFifoOneHalfFull SPI rx watermark at 1/2 FIFO size

enum _spi_dma_enable_t SPI DMA source.
Values:
enumerator kSPI_TxDmaEnable Tx DMA request source
enumerator kSPI_RxDmaEnable Rx DMA request source
enumerator kSPI_DmaAllEnable All DMA request source
typedef enum _ <i>spi_clock_polarity</i> spi_clock_polarity_t SPI clock polarity configuration.
typedef enum _ <i>spi_clock_phase</i> spi_clock_phase_t SPI clock phase configuration.
typedef enum _ <i>spi_shift_direction</i> spi_shift_direction_t SPI data shifter direction options.
typedef enum _ <i>spi_ss_output_mode</i> spi_ss_output_mode_t SPI slave select output mode options.
typedef enum _ <i>spi_pin_mode</i> _spi_pin_mode_t SPI pin mode options.
typedef enum _ <i>spi_data_bitcount_mode</i> spi_data_bitcount_mode_t SPI data length mode options.
typedef enum _ <i>spi_w1c_interrupt</i> spi_w1c_interrupt_t SPI FIFO write-1-to-clear interrupt flags.
typedef enum _ <i>spi_txfifo_watermark</i> spi_txfifo_watermark_t SPI TX FIFO watermark settings.
typedef enum _ <i>spi_rxfifo_watermark</i> spi_rxfifo_watermark_t SPI RX FIFO watermark settings.
typedef struct _ <i>spi_master_config</i> spi_master_config_t SPI master user configure structure.
typedef struct _ <i>spi_slave_config</i> spi_slave_config_t SPI slave user configure structure.
typedef struct_ <i>spi_transfer</i> spi_transfer_t SPI transfer structure.
typedef struct _ <i>spi_master_handle</i> spi_master_handle_t
typedef <i>spi_master_handle_t</i> spi_slave_handle_t Slave handle is the same with master handle
typedef void (*spi_master_callback_t)(SPI_Type *base, <i>spi_master_handle_t</i> *handle, <i>status_t</i> status, void *userData)
SPI master callback for finished transmit.
typedef void (*spi_slave_callback_t)(SPI_Type *base, <i>spi_slave_handle_t</i> *handle, <i>status_t</i> status, void *userData)
SPI master callback for finished transmit.

volatile uint8\_t g\_spiDummyData[] Global variable for dummy data value setting.

SPI\_DUMMYDATA

SPI dummy transfer data, the data is sent while txBuff is NULL.

SPI\_RETRY\_TIMES Retry times for waiting flag.

struct \_spi\_master\_config
 #include <fsl\_spi.h> SPI master user configure structure.

#### **Public Members**

bool enableMaster

Enable SPI at initialization time

bool enableStopInWaitMode SPI stop in wait mode

*spi\_clock\_polarity\_t* polarity Clock polarity

- spi\_clock\_phase\_t phase
  Clock phase
- spi\_shift\_direction\_t direction
  MSB or LSB

spi\_data\_bitcount\_mode\_t dataMode
 8bit or 16bit mode

spi\_txfifo\_watermark\_t txWatermark
Tx watermark settings

*spi\_rxfifo\_watermark\_t* rxWatermark Rx watermark settings

- spi\_ss\_output\_mode\_t outputMode
   SS pin setting
- spi\_pin\_mode\_t pinMode
  SPI pin mode select
- uint32\_t baudRate\_Bps Baud Rate for SPI in Hz

struct \_spi\_slave\_config
 #include <fsl\_spi.h> SPI slave user configure structure.

#### **Public Members**

bool enableSlave Enable SPI at initialization time

bool enableStopInWaitMode SPI stop in wait mode

*spi\_clock\_polarity\_t* polarity Clock polarity spi\_clock\_phase\_t phase Clock phase spi\_shift\_direction\_t direction MSB or LSB spi\_data\_bitcount\_mode\_t dataMode 8bit or 16bit mode spi\_txfifo\_watermark\_t txWatermark Tx watermark settings spi\_rxfifo\_watermark\_t rxWatermark Rx watermark settings spi\_pin\_mode\_t pinMode SPI pin mode select struct \_spi\_transfer #include <fsl\_spi.h> SPI transfer structure.

# Public Members

const uint8\_t \*txData Send buffer

uint8\_t \*rxData Receive buffer

size\_t dataSize Transfer bytes

uint32\_t flags SPI control flag, useless to SPI.

struct \_\_spi\_\_master\_\_handle
#include <fsl\_spi.h> SPI transfer handle structure.

#### **Public Members**

const uint8\_t \*volatile txData Transfer buffer

uint8\_t \*volatile <br/>rxData Receive buffer

volatile size\_t txRemainingBytes Send data remaining in bytes

volatile size\_t rxRemainingBytes Receive data remaining in bytes

volatile uint32\_t state SPI internal state

size\_t transferSize

Bytes to be transferred

uint8\_t bytePerFrame SPI mode, 2bytes or 1byte in a frame uint8\_t watermark Watermark value for SPI transfer spi\_master\_callback\_t callback SPI callback void \*userData Callback parameter

2.22 TPM: Timer PWM Module

uint32\_t TPM\_GetInstance(TPM\_Type \*base)

Gets the instance from the base address.

#### Parameters

• base – TPM peripheral base address

Returns

The TPM instance

void TPM\_Init(TPM\_Type \*base, const tpm\_config\_t \*config)
 Ungates the TPM clock and configures the peripheral for basic operation.

oligates the 11th clock and configures the peripheral for basic operation.

**Note:** This API should be called at the beginning of the application using the TPM driver.

#### **Parameters**

- base TPM peripheral base address
- config Pointer to user's TPM config structure.
- void TPM\_Deinit(TPM\_Type \*base)

Stops the counter and gates the TPM clock.

#### Parameters

base – TPM peripheral base address

void TPM\_GetDefaultConfig(tpm\_config\_t \*config)
 Fill in the TPM config struct with the default settings.

The default values are:

```
config-prescale = kTPM Prescale Divide 1;
  config->useGlobalTimeBase = false;
  config->syncGlobalTimeBase = false;
  config->dozeEnable = false;
  config->dbgMode = false;
  config->enableReloadOnTrigger = false;
  config->enableStopOnOverflow = false;
  config->enableStartOnTrigger = false;
#if FSL_FEATURE_TPM_HAS_PAUSE_COUNTER_ON_TRIGGER
  config->enablePauseOnTrigger = false;
#endif
  config->triggerSelect = kTPM\_Trigger\_Select\_0;
#if FSL_FEATURE_TPM_HAS_EXTERNAL_TRIGGER_SELECTION
  config->triggerSource = kTPM TriggerSource External;
   config->extTriggerPolarity = kTPM\_ExtTrigger\_Active\_High;
#endif
```

(continues on next page)

(continued from previous page)

```
#if defined(FSL_FEATURE_TPM_HAS_POL) && FSL_FEATURE_TPM_HAS_POL
config->chnlPolarity = 0U;
#endif
```

#### **Parameters**

• config – Pointer to user's TPM config structure.

*tpm\_clock\_prescale\_t* TPM\_CalculateCounterClkDiv(**TPM\_Type \*base, uint32\_t** 

counterPeriod\_Hz, uint32\_t srcClock\_Hz)

Calculates the counter clock prescaler.

This function calculates the values for SC[PS].

return Calculated clock prescaler value.

#### Parameters

- base TPM peripheral base address
- $\rm counterPeriod\_Hz$  The desired frequency in Hz which corresponding to the time when the counter reaches the mod value
- srcClock\_Hz TPM counter clock in Hz

Configures the PWM signal parameters.

User calls this function to configure the PWM signals period, mode, dutycycle and edge. Use this function to configure all the TPM channels that will be used to output a PWM signal

#### Parameters

- base TPM peripheral base address
- chnlParams Array of PWM channel parameters to configure the channel(s)
- numOfChnls Number of channels to configure, this should be the size of the array passed in
- mode PWM operation mode, options available in enumeration tpm\_pwm\_mode\_t
- pwmFreq\_Hz PWM signal frequency in Hz
- ${\rm srcClock\_Hz}$  TPM counter clock in Hz

#### Returns

kStatus\_Success if the PWM setup was successful, kStatus\_Error on failure

Update the duty cycle of an active PWM signal.

- base TPM peripheral base address
- ${\rm chnlNumber}$  The channel number. In combined mode, this represents the channel pair number
- currentPwmMode The current PWM mode set during PWM setup

• dutyCyclePercent – New PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=active signal (100% duty cycle)

#### Returns

kStatus\_Success if the PWM setup was successful, kStatus\_Error on failure

void TPM\_UpdateChnlEdgeLevelSelect(TPM\_Type \*base, *tpm\_chnl\_t* chnlNumber, uint8\_t level) Update the edge level selection for a channel.

**Note:** When the TPM has PWM pause level select feature (FSL\_FEATURE\_TPM\_HAS\_PAUSE\_LEVEL\_SELECT = 1), the PWM output cannot be turned off by selecting the output level. In this case, must use TPM\_DisableChannel API to close the PWM output.

#### **Parameters**

- base TPM peripheral base address
- chnlNumber The channel number
- level The level to be set to the ELSnB:ELSnA field; valid values are 00, 01, 10, 11. See the appropriate SoC reference manual for details about this field.

static inline uint8\_t TPM\_GetChannelContorlBits(TPM\_Type \*base, *tpm\_chnl\_t* chnlNumber) Get the channel control bits value (mode, edge and level bit fileds).

This function disable the channel by clear all mode and level control bits.

#### Parameters

- base TPM peripheral base address
- chnlNumber The channel number

#### Returns

The contorl bits value. This is the logical OR of members of the enumeration tpm\_chnl\_control\_bit\_mask\_t.

static inline void TPM\_DisableChannel(TPM\_Type \*base, tpm\_chnl\_t chnlNumber)

Dsiable the channel.

This function disable the channel by clear all mode and level control bits.

#### Parameters

- base TPM peripheral base address
- chnlNumber The channel number

static inline void TPM\_EnableChannel(TPM\_Type \*base, tpm\_chnl\_t chnlNumber, uint8\_t

control)

Enable the channel according to mode and level configs.

This function enable the channel output according to input mode/level config parameters.

- base TPM peripheral base address
- chnlNumber The channel number
- control The contorl bits value. This is the logical OR of members of the enumeration tpm\_chnl\_control\_bit\_mask\_t.

Enables capturing an input signal on the channel using the function parameters.

When the edge specified in the captureMode argument occurs on the channel, the TPM counter is captured into the CnV register. The user has to read the CnV register separately to get this value.

#### Parameters

- base TPM peripheral base address
- $\bullet {\rm ~chnlNumber}$  The channel number
- ${\rm captureMode}$  Specifies which edge to capture

void TPM\_SetupOutputCompare(TPM\_Type \*base, tpm\_chnl\_t chnlNumber,

*tpm\_output\_compare\_mode\_t* compareMode, uint32\_t compareValue)

Configures the TPM to generate timed pulses.

When the TPM counter matches the value of compareVal argument (this is written into CnV reg), the channel output is changed based on what is specified in the compareMode argument.

#### **Parameters**

- base TPM peripheral base address
- chnlNumber The channel number
- $\operatorname{compareMode}$  Action to take on the channel output when the compare condition is met
- compareValue Value to be programmed in the CnV register.

void TPM\_EnableInterrupts(TPM\_Type \*base, uint32\_t mask)

Enables the selected TPM interrupts.

#### Parameters

- base TPM peripheral base address
- ${\rm mask}$  The interrupts to enable. This is a logical OR of members of the enumeration tpm\_interrupt\_enable\_t

void TPM\_DisableInterrupts(TPM\_Type \*base, uint32\_t mask)

Disables the selected TPM interrupts.

#### Parameters

- base TPM peripheral base address
- mask The interrupts to disable. This is a logical OR of members of the enumeration tpm\_interrupt\_enable\_t

uint32\_t TPM\_GetEnabledInterrupts(TPM\_Type \*base)

Gets the enabled TPM interrupts.

#### Parameters

• base – TPM peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration tpm\_interrupt\_enable\_t

void TPM\_RegisterCallBack(TPM\_Type \*base, tpm\_callback\_t callback)

Register callback.

If channel or overflow interrupt is enabled by the user, then a callback can be registered which will be invoked when the interrupt is triggered.

#### Parameters

- base TPM peripheral base address
- callback Callback function

static inline uint32\_t TPM\_GetChannelValue(TPM\_Type \*base, *tpm\_chnl\_t* chnlNumber) Gets the TPM channel value.

**Note:** The TPM channel value contain the captured TPM counter value for the input modes or the match value for the output modes.

#### **Parameters**

- base TPM peripheral base address
- chnlNumber The channel number

#### Returns

The channle CnV regisyer value.

static inline uint32\_t TPM\_GetStatusFlags(TPM\_Type \*base)

Gets the TPM status flags.

#### **Parameters**

• base – TPM peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration  $tpm\_status\_flags\_t$ 

static inline void TPM\_ClearStatusFlags(TPM\_Type \*base, uint32\_t mask)

Clears the TPM status flags.

#### Parameters

- base TPM peripheral base address
- mask The status flags to clear. This is a logical OR of members of the enumeration tpm\_status\_flags\_t

static inline void TPM\_SetTimerPeriod(TPM\_Type \*base, uint32\_t ticks)

Sets the timer period in units of ticks.

Timers counts from 0 until it equals the count value set here. The count value is written to the MOD register.

#### Note:

- a. This API allows the user to use the TPM module as a timer. Do not mix usage of this API with TPM's PWM setup API's.
- b. Call the utility macros provided in the fsl\_common.h to convert usec or msec to ticks.

#### **Parameters**

• base – TPM peripheral base address

-  ${\rm ticks}$  – A timer period in units of ticks, which should be equal or greater than 1.

static inline uint32\_t TPM\_GetCurrentTimerCount(TPM\_Type \*base)

Reads the current timer counting value.

This function returns the real-time timer counting value in a range from 0 to a timer period.

Note: Call the utility macros provided in the fsl\_common.h to convert ticks to usec or msec.

#### Parameters

• base – TPM peripheral base address

Returns

The current counter value in ticks

static inline void TPM\_StartTimer(TPM\_Type \*base, tpm\_clock\_source\_t clockSource)
Starts the TPM counter.

## Parameters

- base TPM peripheral base address
- clockSource TPM clock source; once clock source is set the counter will start running

static inline void TPM\_StopTimer(TPM\_Type \*base) Stops the TPM counter.

#### **Parameters**

• base – TPM peripheral base address

FSL\_TPM\_DRIVER\_VERSION

TPM driver version 2.3.5.

enum \_tpm\_chnl List of TPM channels.

Note: Actual number of available channels is SoC dependent

#### Values:

enumerator kTPM\_Chnl\_0 TPM channel number 0 enumerator kTPM\_Chnl\_1 TPM channel number 1 enumerator kTPM\_Chnl\_2 TPM channel number 2 enumerator kTPM\_Chnl\_3 TPM channel number 3 enumerator kTPM\_Chnl\_4 TPM channel number 4 enumerator kTPM\_Chnl\_5 TPM channel number 5

Chapter 2. MKE02Z4

enumerator kTPM\_Chnl\_6 TPM channel number 6

enumerator kTPM\_Chnl\_7 TPM channel number 7

enum \_tpm\_pwm\_mode

TPM PWM operation modes.

Values:

enumerator kTPM\_EdgeAlignedPwm

Edge aligned PWM

enumerator kTPM\_CenterAlignedPwm Center aligned PWM

enum \_tpm\_pwm\_level\_select

TPM PWM output pulse mode: high-true, low-true or no output.

**Note:** When the TPM has PWM pause level select feature, the PWM output cannot be turned off by selecting the output level. In this case, the channel must be closed to close the PWM output.

#### Values:

enumerator kTPM\_NoPwmSignal No PWM output on pin enumerator kTPM\_LowTrue

Low true pulses

enumerator kTPM\_HighTrue High true pulses

 $enum\_tpm\_chnl\_control\_bit\_mask$ 

List of TPM channel modes and level control bit mask.

Values:

enumerator kTPM\_ChnlELSnAMask Channel ELSA bit mask.

enumerator kTPM\_ChnlELSnBMask Channel ELSB bit mask.

enumerator kTPM\_ChnlMSAMask Channel MSA bit mask.

enumerator kTPM\_ChnlMSBMask Channel MSB bit mask.

enum \_tpm\_output\_compare\_mode TPM output compare modes.

Values:

enumerator kTPM\_NoOutputSignal No channel output when counter reaches CnV enumerator kTPM\_ToggleOnMatch Toggle output

```
enumerator kTPM_ClearOnMatch
         Clear output
     enumerator kTPM_SetOnMatch
         Set output
     enumerator kTPM_HighPulseOutput
         Pulse output high
    enumerator {\rm kTPM\_LowPulseOutput}
         Pulse output low
enum\_tpm\_input\_capture\_edge
    TPM input capture edge.
     Values:
     enumerator kTPM RisingEdge
         Capture on rising edge only
    enumerator kTPM FallingEdge
         Capture on falling edge only
     enumerator kTPM RiseAndFallEdge
         Capture on rising or falling edge
enum _tpm_clock_source
    TPM clock source selection.
     Values:
    enumerator kTPM_SystemClock
         System clock
     enumerator kTPM FixedClock
         Fixed frequency clock
     enumerator kTPM ExternalClock
         External TPM_EXTCLK pin clock
enum tpm clock prescale
    TPM prescale value selection for the clock source.
     Values:
    enumerator kTPM_Prescale_Divide_1
         Divide by 1
    enumerator kTPM_Prescale_Divide_2
         Divide by 2
    enumerator kTPM_Prescale_Divide_4
         Divide by 4
    enumerator kTPM_Prescale_Divide_8
         Divide by 8
    enumerator kTPM_Prescale_Divide_16
         Divide by 16
     enumerator kTPM_Prescale_Divide_32
         Divide by 32
```

enumerator kTPM\_Prescale\_Divide\_64 Divide by 64 enumerator kTPM\_Prescale\_Divide\_128 Divide by 128 enum \_tpm\_interrupt\_enable List of TPM interrupts. Values: enumerator kTPM\_Chnl0InterruptEnable Channel 0 interrupt. enumerator kTPM Chnl1InterruptEnable Channel 1 interrupt. enumerator kTPM Chnl2InterruptEnable Channel 2 interrupt. enumerator kTPM Chnl3InterruptEnable Channel 3 interrupt. enumerator kTPM\_Chnl4InterruptEnable Channel 4 interrupt. enumerator kTPM Chnl5InterruptEnable Channel 5 interrupt. enumerator kTPM\_Chnl6InterruptEnable Channel 6 interrupt. enumerator kTPM\_Chnl7InterruptEnable Channel 7 interrupt. enumerator kTPM TimeOverflowInterruptEnable Time overflow interrupt. enum tpm status flags List of TPM flags. Values: enumerator kTPM Chnl0Flag Channel 0 flag enumerator kTPM Chnl1Flag Channel 1 flag enumerator kTPM Chnl2Flag Channel 2 flag enumerator kTPM Chnl3Flag Channel 3 flag enumerator kTPM Chnl4Flag Channel 4 flag enumerator kTPM Chnl5Flag Channel 5 flag enumerator kTPM Chnl6Flag Channel 6 flag

enumerator kTPM\_Chnl7Flag Channel 7 flag enumerator kTPM\_TimeOverflowFlag Time overflow flag

typedef enum \_*tpm\_chnl* tpm\_chnl\_t List of TPM channels.

Note: Actual number of available channels is SoC dependent

typedef enum \_*tpm\_pwm\_mode* tpm\_pwm\_mode\_t TPM PWM operation modes.

typedef enum \_*tpm\_pwm\_level\_select* tpm\_pwm\_level\_select\_t TPM PWM output pulse mode: high-true, low-true or no output.

**Note:** When the TPM has PWM pause level select feature, the PWM output cannot be turned off by selecting the output level. In this case, the channel must be closed to close the PWM output.

typedef enum\_*tpm\_chnl\_control\_bit\_mask* tpm\_chnl\_control\_bit\_mask\_t List of TPM channel modes and level control bit mask.

- typedef struct \_tpm\_chnl\_pwm\_signal\_param tpm\_chnl\_pwm\_signal\_param\_t Options to configure a TPM channel's PWM signal.
- typedef enum \_*tpm\_output\_compare\_mode* tpm\_output\_compare\_mode\_t TPM output compare modes.
- typedef enum\_*tpm\_input\_capture\_edge* tpm\_input\_capture\_edge\_t TPM input capture edge.

typedef enum \_*tpm\_clock\_source* tpm\_clock\_source\_t TPM clock source selection.

typedef enum \_*tpm\_clock\_prescale* tpm\_clock\_prescale\_t TPM prescale value selection for the clock source.

typedef struct  $\_tpm\_config$  tpm\\_config\_t

TPM config structure.

This structure holds the configuration settings for the TPM peripheral. To initialize this structure to reasonable defaults, call the TPM\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

typedef enum \_*tpm\_interrupt\_enable* tpm\_interrupt\_enable\_t List of TPM interrupts.

typedef enum \_*tpm\_status\_flags* tpm\_status\_flags\_t List of TPM flags.

typedef void (\*tpm\_callback\_t)(TPM\_Type \*base) TPM callback function pointer.

> **Param base** TPM peripheral base address.

 $void \; \mathrm{TPM\_DriverIRQHandler}(uint32\_t\; instance)$ 

TPM driver IRQ handler common entry.

This function provides the common IRQ request entry for TPM.

#### Parameters

• instance – TPM instance.

 $\mathrm{TPM}\_\mathrm{MAX}\_\mathrm{COUNTER}\_\mathrm{VALUE}(x)$ 

Help macro to get the max counter value.

struct \_tpm\_chnl\_pwm\_signal\_param
#include <fsl\_tpm.h> Options to configure a TPM channel's PWM signal.

#### **Public Members**

 $tpm\_chnl\_t$  chnlNumber

TPM channel to configure. In combined mode (available in some SoC's), this represents the channel pair number

*tpm\_pwm\_level\_select\_t* level PWM output active level select

 $uint8\_t~{\rm dutyCyclePercent}$ 

PWM pulse width, value should be between 0 to 100 0=inactive signal(0% duty cycle)... 100=always active signal (100% duty cycle)

#### $struct\_tpm\_config$

*#include <fsl\_tpm.h>* TPM config structure.

This structure holds the configuration settings for the TPM peripheral. To initialize this structure to reasonable defaults, call the TPM\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

#### **Public Members**

*tpm\_clock\_prescale\_t* prescale Select TPM clock prescale value

# 2.23 UART: Universal Asynchronous Receiver/Transmitter Driver

## 2.24 UART Driver

status\_t UART\_Init(UART\_Type \*base, const uart\_config\_t \*config, uint32\_t srcClock\_Hz)
Initializes a UART instance with a user configuration structure and peripheral clock.

This function configures the UART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the UART\_GetDefaultConfig() function. The example below shows how to use this API to configure UART.

uart\_config\_t uartConfig; uartConfig.baudRate\_Bps = 115200U; uartConfig.parityMode = kUART\_ParityDisabled; uartConfig.stopBitCount = kUART\_OneStopBit; uartConfig.txFifoWatermark = 0; uartConfig.rxFifoWatermark = 1; UART\_Init(UART1, &uartConfig, 20000000U);

#### **Parameters**

- base UART peripheral base address.
- config Pointer to the user-defined configuration structure.
- srcClock\_Hz UART clock source frequency in HZ.

#### **Return values**

- kStatus\_UART\_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus\_Success Status UART initialize succeed

void UART\_Deinit(UART\_Type \*base)

Deinitializes a UART instance.

This function waits for TX complete, disables TX and RX, and disables the UART clock.

#### Parameters

• base – UART peripheral base address.

void UART\_GetDefaultConfig(uart\_config\_t \*config)

Gets the default configuration structure.

This function initializes the UART configuration structure to a default value. The default values are as follows. uartConfig->baudRate\_Bps = 115200U; uartConfig->bitCountPerChar = kUART\_8BitsPerChar; uartConfig->parityMode = kUART\_ParityDisabled; uartConfig->stopBitCount = kUART\_OneStopBit; uartConfig->txFifoWatermark = 0; uartConfig->rxFifoWatermark = 1; uartConfig->idleType = kUART\_IdleTypeStartBit; uartConfig->enableTx = false; uartConfig->enableRx = false;

#### **Parameters**

• config – Pointer to configuration structure.

status\_t UART\_SetBaudRate(UART\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)
Sets the UART instance baud rate.

This function configures the UART module baud rate. This function is used to update the UART module baud rate after the UART module is initialized by the UART\_Init.

UART\_SetBaudRate(UART1, 115200U, 2000000U);

#### **Parameters**

- base UART peripheral base address.
- baudRate\_Bps **UART baudrate to be set.**
- srcClock\_Hz UART clock source frequency in Hz.

#### **Return values**

- kStatus\_UART\_BaudrateNotSupport Baudrate is not support in the current clock source.
- kStatus\_Success Set baudrate succeeded.

void UART\_Enable9bitMode(UART\_Type \*base, bool enable)

Enable 9-bit data mode for UART.

This function set the 9-bit mode for UART module. The 9th bit is not used for parity thus can be modified by user.

#### Parameters

- base UART peripheral base address.
- ${\rm enable}$  true to enable, flase to disable.

static inline void UART\_SetMatchAddress(UART\_Type \*base, uint8\_t address1, uint8\_t address2) Set the UART slave address.

This function configures the address for UART module that works as slave in 9-bit data mode. One or two address fields can be configured. When the address field's match enable bit is set, the frame it receices with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches one of slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

**Note:** Any UART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

#### **Parameters**

- base UART peripheral base address.
- address1 UART slave address 1.
- address2 UART slave address 2.

static inline void UART\_EnableMatchAddress(UART\_Type \*base, bool match1, bool match2) Enable the UART match address feature.

#### Parameters

- base UART peripheral base address.
- match1 true to enable match address1, false to disable.
- ${\rm match2}$  true to enable match address2, false to disable.

static inline void UART\_Set9thTransmitBit(UART\_Type \*base)

#### Set UART 9th transmit bit.

#### Parameters

• base – UART peripheral base address.

 $static \ inline \ void \ {\rm UART\_Clear9thTransmitBit}(UART\_Type \ *base)$ 

Clear UART 9th transmit bit.

#### Parameters

• base – UART peripheral base address.

uint32\_t UART\_GetStatusFlags(UART\_Type \*base)

Gets UART status flags.

This function gets all UART status flags. The flags are returned as the logical OR value of the enumerators \_uart\_flags. To check a specific status, compare the return value with enumerators in \_uart\_flags. For example, to check whether the TX is empty, do the following.

```
if (kUART_TxDataRegEmptyFlag & UART_GetStatusFlags(UART1))
```

```
Parameters
```

• base – UART peripheral base address.

#### Returns

{

}

UART status flags which are ORed by the enumerators in the \_uart\_flags.

status\_t UART\_ClearStatusFlags(UART\_Type \*base, uint32\_t mask)

Clears status flags with the provided mask.

This function clears UART status flags with a provided mask. An automatically cleared flag can't be cleared by this function. These flags can only be cleared or set by hardware. kUART\_TxDataRegEmptyFlag, kUART\_TransmissionCompleteFlag, kUART\_RxDataRegFullFlag, kUART\_RxActiveFlag, kUART\_NoiseErrorInRxDataRegFlag, kUART\_TxFifoEmptyFlag,kUART\_RxFifoEmptyFlag

Note: that this API should be called when the Tx/Rx is idle. Otherwise it has no effect.

#### **Parameters**

- base UART peripheral base address.
- mask The status flags to be cleared; it is logical OR value of \_uart\_flags.

#### **Return values**

- kStatus\_UART\_FlagCannotClearManually The flag can't be cleared by this function but it is cleared automatically by hardware.
- kStatus\_Success Status in the mask is cleared.

void UART\_EnableInterrupts(UART\_Type \*base, uint32\_t mask)

Enables UART interrupts according to the provided mask.

This function enables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See \_uart\_interrupt\_enable. For example, to enable TX empty interrupt and RX full interrupt, do the following.

#### Parameters

- base UART peripheral base address.
- mask The interrupts to enable. Logical OR of \_uart\_interrupt\_enable.

void UART\_DisableInterrupts(UART\_Type \*base, uint32\_t mask)

Disables the UART interrupts according to the provided mask.

This function disables the UART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See \_uart\_interrupt\_enable. For example, to disable TX empty interrupt and RX full interrupt do the following.

$$\label{eq:uart_bis} \begin{split} &UART\_DisableInterrupts(UART1,kUART\_TxDataRegEmptyInterruptEnable \mid kUART\_ & ARxDataRegFullInterruptEnable); \end{split}$$

- base UART peripheral base address.
- mask The interrupts to disable. Logical OR of \_uart\_interrupt\_enable.

 $uint32\_t \ {\rm UART\_GetEnabledInterrupts}(UART\_Type \ *base)$ 

Gets the enabled UART interrupts.

This function gets the enabled UART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators \_uart\_interrupt\_enable. To check a specific interrupts enable status, compare the return value with enumerators in \_uart\_interrupt\_enable. For example, to check whether TX empty interrupt is enabled, do the following.

 $uint32_t enabledInterrupts = UART_GetEnabledInterrupts(UART1);$ 

if (kUART\_TxDataRegEmptyInterruptEnable & enabledInterrupts) {  $\dots$ 

#### **Parameters**

• base – UART peripheral base address.

#### Returns

}

UART interrupt flags which are logical OR of the enumerators in \_uart\_interrupt\_enable.

static inline uint32\_t UART\_GetDataRegisterAddress(UART\_Type \*base)

Gets the UART data register address.

This function returns the UART data register address, which is mainly used by DMA/eDMA.

#### Parameters

• base – UART peripheral base address.

#### Returns

UART data register addresses which are used both by the transmitter and the receiver.

static inline void UART\_EnableTxDMA(UART\_Type \*base, bool enable)

Enables or disables the UART transmitter DMA request.

This function enables or disables the transmit data register empty flag, S1[TDRE], to generate the DMA requests.

#### **Parameters**

- base UART peripheral base address.
- enable True to enable, false to disable.

static inline void UART\_EnableRxDMA(UART\_Type \*base, bool enable)

Enables or disables the UART receiver DMA.

This function enables or disables the receiver data register full flag, S1[RDRF], to generate DMA requests.

#### Parameters

- base UART peripheral base address.
- enable True to enable, false to disable.

static inline void UART\_EnableTx(UART\_Type \*base, bool enable)

Enables or disables the UART transmitter.

This function enables or disables the UART transmitter.

#### Parameters

- base UART peripheral base address.
- enable True to enable, false to disable.

static inline void UART\_EnableRx(UART\_Type \*base, bool enable)

Enables or disables the UART receiver.

This function enables or disables the UART receiver.

#### Parameters

- base UART peripheral base address.
- enable True to enable, false to disable.

static inline void UART\_WriteByte(UART\_Type \*base, uint8\_t data)

Writes to the TX register.

This function writes data to the TX register directly. The upper layer must ensure that the TX register is empty or TX FIFO has empty room before calling this function.

#### Parameters

- base UART peripheral base address.
- data The byte to write.

static inline uint8\_t UART\_ReadByte(UART\_Type \*base)

Reads the RX register directly.

This function reads data from the RX register directly. The upper layer must ensure that the RX register is full or that the TX FIFO has data before calling this function.

#### Parameters

• base – UART peripheral base address.

#### Returns

The byte read from UART data register.

static inline uint8\_t UART\_GetRxFifoCount(UART\_Type \*base)

Gets the rx FIFO data count.

#### Parameters

• base – UART peripheral base address.

#### Returns

rx FIFO data count.

 $static \ inline \ uint8\_t \ {\rm UART\_GetTxFifoCount}(UART\_Type \ *base)$ 

Gets the tx FIFO data count.

#### Parameters

• base – UART peripheral base address.

#### Returns

tx FIFO data count.

void UART\_SendAddress(UART\_Type \*base, uint8\_t address) Transmit an address frame in 9-bit data mode.

- base UART peripheral base address.
- address UART slave address.

status\_t UART\_WriteBlocking(UART\_Type \*base, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

#### Parameters

- base UART peripheral base address.
- data Start address of the data to write.
- length Size of the data to write.

#### **Return values**

- kStatus\_UART\_Timeout Transmission timed out and was aborted.
- kStatus\_Success Successfully wrote all data.

status\_t UART\_ReadBlocking(UART\_Type \*base, uint8\_t \*data, size\_t length)

Read RX data register using a blocking method.

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the TX register.

#### Parameters

- base UART peripheral base address.
- data Start address of the buffer to store the received data.
- length Size of the buffer.

#### **Return values**

- +  $kStatus\_UART\_RxHardwareOverrun Receiver overrun occurred while receiving data.$
- kStatus\_UART\_NoiseError A noise error occurred while receiving data.
- kStatus\_UART\_FramingError A framing error occurred while receiving data.
- kStatus\_UART\_ParityError A parity error occurred while receiving data.
- kStatus\_UART\_Timeout Transmission timed out and was aborted.
- kStatus\_Success Successfully received all data.

void UART\_TransferCreateHandle(UART\_Type \*base, *uart\_handle\_t* \*handle,

uart\_transfer\_callback\_t callback, void \*userData)

#### Initializes the UART handle.

This function initializes the UART handle which can be used for other UART transactional APIs. Usually, for a specified UART instance, call this API once to get the initialized handle.

#### Parameters

- base UART peripheral base address.
- handle **UART handle pointer**.
- callback The callback function.
- userData The parameter of the callback function.

void UART\_TransferStartRingBuffer(UART\_Type \*base, *uart\_handle\_t* \*handle, uint8\_t \*ringBuffer, size\_t ringBufferSize)

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the UART\_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

**Note:** When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, only 31 bytes are used for saving data.

#### Parameters

- base UART peripheral base address.
- handle **UART handle pointer**.
- ringBuffer Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
- ringBufferSize Size of the ring buffer.

void UART\_TransferStopRingBuffer(UART\_Type \*base, *uart\_handle\_t* \*handle) Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

#### Parameters

- base UART peripheral base address.
- handle UART handle pointer.

size\_t UART\_TransferGetRxRingBufferLength(uart\_handle\_t \*handle)

Get the length of received data in RX ring buffer.

#### Parameters

• handle – UART handle pointer.

#### Returns

Length of received data in RX ring buffer.

Transmits a buffer of data using the interrupt method.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the kStatus\_UART\_TxIdle as status parameter.

**Note:** The kStatus\_UART\_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out. Before disabling the TX, check the kUART\_TransmissionCompleteFlag to ensure that the TX is finished.

- base UART peripheral base address.
- handle UART handle pointer.
- xfer UART transfer structure. See uart\_transfer\_t.

#### **Return values**

- kStatus\_Success Successfully start the data transmission.
- kStatus\_UART\_TxBusy Previous transmission still not finished; data not all written to TX register yet.
- kStatus\_InvalidArgument Invalid argument.

void UART\_TransferAbortSend(UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data transmit.

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

#### Parameters

- base UART peripheral base address.
- handle UART handle pointer.

status\_t UART\_TransferGetSendCount(UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t

\*count)

Gets the number of bytes sent out to bus.

This function gets the number of bytes sent out to bus by using the interrupt method.

#### Parameters

- base UART peripheral base address.
- handle UART handle pointer.
- count Send bytes count.

#### **Return values**

- $\bullet~{\rm kStatus\_NoTransferInProgress}$  No send in progress.
- kStatus\_InvalidArgument The parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

#### Receives a buffer of data using an interrupt method.

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the UART driver. When the new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter kStatus\_UART\_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter receivedBytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the UART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

- base UART peripheral base address.
- handle UART handle pointer.
- xfer UART transfer structure, see uart\_transfer\_t.
- receivedBytes Bytes received from the ring buffer directly.

#### **Return values**

- kStatus\_Success Successfully queue the transfer into transmit queue.
- kStatus\_UART\_RxBusy Previous receive request is not finished.
- $\bullet \ {\rm kStatus\_InvalidArgument} Invalid \ argument.$

void UART\_TransferAbortReceive(UART\_Type \*base, uart\_handle\_t \*handle)

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

#### Parameters

- base UART peripheral base address.
- handle UART handle pointer.

status\_t UART\_TransferGetReceiveCount(UART\_Type \*base, uart\_handle\_t \*handle, uint32\_t

\*count)

Gets the number of bytes that have been received.

This function gets the number of bytes that have been received.

#### Parameters

- base UART peripheral base address.
- handle UART handle pointer.
- count Receive bytes count.

#### **Return values**

- kStatus\_NoTransferInProgress No receive in progress.
- kStatus\_InvalidArgument Parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

status\_t UART\_EnableTxFIFO(UART\_Type \*base, bool enable)

Enables or disables the UART Tx FIFO.

This function enables or disables the UART Tx FIFO.

param base UART peripheral base address. param enable true to enable, false to disable. retval kStatus\_Success Successfully turn on or turn off Tx FIFO. retval kStatus\_Fail Fail to turn on or turn off Tx FIFO.

status\_t UART\_EnableRxFIFO(UART\_Type \*base, bool enable)

Enables or disables the UART Rx FIFO.

This function enables or disables the UART Rx FIFO.

param base UART peripheral base address. param enable true to enable, false to disable. retval kStatus\_Success Successfully turn on or turn off Rx FIFO. retval kStatus\_Fail Fail to turn on or turn off Rx FIFO.

static inline void UART\_SetRxFifoWatermark(UART\_Type \*base, uint8\_t water) Sets the rx FIFO watermark.

- base UART peripheral base address.
- water Rx FIFO watermark.

 $\label{eq:static} static inline void \ {\rm UART\_SetTxFifoWatermark} (UART\_Type \ *base, uint8\_t \ water) \\ Sets the tx \ FIFO \ watermark.$ 

# Parameters

- base UART peripheral base address.
- water Tx FIFO watermark.

void UART\_TransferHandleIRQ(UART\_Type \*base, void \*irqHandle) UART IRQ handle function.

This function handles the UART transmit and receive IRQ request.

# Parameters

- base UART peripheral base address.
- irqHandle UART handle pointer.

void UART\_TransferHandleErrorIRQ(UART\_Type \*base, void \*irqHandle) UART Error IRQ handle function.

This function handles the UART error IRQ request.

# Parameters

- base UART peripheral base address.
- irqHandle UART handle pointer.

FSL\_UART\_DRIVER\_VERSION

UART driver version.

Error codes for the UART driver.

Values:

enumerator kStatus\_UART\_TxBusy Transmitter is busy.

enumerator kStatus\_UART\_RxBusy Receiver is busy.

enumerator kStatus\_UART\_TxIdle UART transmitter is idle.

enumerator kStatus\_UART\_RxIdle UART receiver is idle.

enumerator kStatus\_UART\_TxWatermarkTooLarge TX FIFO watermark too large

enumerator kStatus\_UART\_RxWatermarkTooLarge RX FIFO watermark too large

enumerator kStatus\_UART\_FlagCannotClearManually UART flag can't be manually cleared.

enumerator kStatus\_UART\_Error Error happens on UART.

enumerator kStatus\_UART\_RxRingBufferOverrun UART RX software ring buffer overrun.

enumerator kStatus\_UART\_RxHardwareOverrun UART RX receiver overrun. enumerator kStatus\_UART\_NoiseError UART noise error. enumerator kStatus\_UART\_FramingError UART framing error. enumerator kStatus\_UART\_ParityError UART parity error. enumerator kStatus UART BaudrateNotSupport Baudrate is not support in current clock source enumerator kStatus\_UART\_IdleLineDetected UART IDLE line detected. enumerator kStatus\_UART\_Timeout UART times out. enum \_\_uart\_\_parity\_\_mode UART parity mode. Values: enumerator kUART\_ParityDisabled Parity disabled enumerator kUART ParityEven Parity enabled, type even, bit setting: PE|PT = 10enumerator kUART\_ParityOdd Parity enabled, type odd, bit setting: PE | PT = 11  $enum\_uart\_stop\_bit\_count$ UART stop bit count. Values: enumerator kUART\_OneStopBit One stop bit enumerator kUART TwoStopBit Two stop bits enum uart idle type select UART idle type select. Values: enumerator kUART\_IdleTypeStartBit Start counting after a valid start bit. enumerator kUART\_IdleTypeStopBit Start counting after a stop bit.  $enum\_uart\_interrupt\_enable$ UART interrupt configuration structure, default settings all disabled. This structure contains the settings for all of the UART interrupt configurations. Values:

enumerator kUART\_LinBreakInterruptEnable LIN break detect interrupt.

enumerator kUART\_RxActiveEdgeInterruptEnable RX active edge interrupt.

enumerator kUART\_TxDataRegEmptyInterruptEnable Transmit data register empty interrupt.

enumerator kUART\_TransmissionCompleteInterruptEnable Transmission complete interrupt.

enumerator kUART\_RxDataRegFullInterruptEnable Receiver data register full interrupt.

enumerator kUART\_IdleLineInterruptEnable Idle line interrupt.

enumerator kUART\_RxOverrunInterruptEnable Receiver overrun interrupt.

enumerator kUART\_NoiseErrorInterruptEnable Noise error flag interrupt.

enumerator kUART\_FramingErrorInterruptEnable Framing error flag interrupt.

enumerator kUART\_ParityErrorInterruptEnable Parity error flag interrupt.

enumerator kUART\_RxFifoOverflowInterruptEnable RX FIFO overflow interrupt.

enumerator kUART\_TxFifoOverflowInterruptEnable TX FIFO overflow interrupt.

enumerator kUART\_RxFifoUnderflowInterruptEnable RX FIFO underflow interrupt.

enumerator kUART\_AllInterruptsEnable

UART status flags.

This provides constants for the UART status flags for use in the UART functions.

Values:

enumerator kUART\_TxDataRegEmptyFlag TX data register empty flag.

enumerator kUART\_TransmissionCompleteFlag Transmission complete flag.

enumerator kUART\_RxDataRegFullFlag RX data register full flag.

enumerator kUART\_IdleLineFlag Idle line detect flag.

enumerator kUART\_RxOverrunFlag RX overrun flag.

enumerator <code>kUART_NoiseErrorFlag</code> RX takes 3 samples of each received bit. If any of these samples differ, noise flag sets
enumerator kUART_FramingErrorFlag Frame error flag, sets if logic 0 was detected where stop bit expected
enumerator kUART_ParityErrorFlag If parity enabled, sets upon parity error detection
enumerator <code>kUART_LinBreakFlag</code> LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled
enumerator kUART_RxActiveEdgeFlag RX pin active edge interrupt flag,sets when active edge detected
enumerator kUART_RxActiveFlag Receiver Active Flag (RAF), sets at beginning of valid start bit
enumerator kUART_NoiseErrorInRxDataRegFlag Noisy bit, sets if noise detected.
enumerator kUART_ParityErrorInRxDataRegFlag Parity bit, sets if parity error detected.
enumerator kUART_TxFifoEmptyFlag TXEMPT bit, sets if TX buffer is empty
enumerator kUART_RxFifoEmptyFlag RXEMPT bit, sets if RX buffer is empty
enumerator kUART_TxFifoOverflowFlag TXOF bit, sets if TX buffer overflow occurred
enumerator kUART_RxFifoOverflowFlag RXOF bit, sets if receive buffer overflow
enumerator kUART_RxFifoUnderflowFlag RXUF bit, sets if receive buffer underflow
typedef enum _ <i>uart_parity_mode</i> uart_parity_mode_t UART parity mode.
typedef enum _ <i>uart_stop_bit_count</i> uart_stop_bit_count_t UART stop bit count.
typedef enum _ <i>uart_idle_type_select</i> uart_idle_type_select_t UART idle type select.
typedef struct _ <i>uart_config</i> uart_config_t UART configuration structure.
typedef struct_ <i>uart_transfer</i> _uart_transfer_t UART transfer structure.
typedef struct_ <i>uart_handle</i> uart_handle_t
typedef void (*uart_transfer_callback_t)(UART_Type *base, <i>uart_handle_t</i> *handle, <i>status_t</i> status, void *userData) UART transfer callback function.

typedef void (\*uart\_isr\_t)(UART\_Type \*base, void \*handle)

void \*s\_uartHandle[]

Pointers to uart handles for each instance.

 $const \ IRQn\_Type \ s\_uartIRQ[]$ 

 $uart_isr_t$  s\_uartIsr

Pointer to uart IRQ handler for each instance.

uint32\_t UART\_GetInstance(UART\_Type \*base)

Get the UART instance from peripheral base address.

#### Parameters

• base – UART peripheral base address.

**Returns** UART instance.

UART\_RETRY TIMES

Retry times for waiting flag.

struct \_\_uart\_config
 #include <fsl\_uart.h> UART configuration structure.

# **Public Members**

uint32\_t baudRate\_Bps UART baud rate

uart\_parity\_mode\_t parityMode
Parity mode, disabled (default), even, odd

uart\_stop\_bit\_count\_t stopBitCount
Number of stop bits, 1 stop bit (default) or 2 stop bits

uint8\_t txFifoWatermark TX FIFO watermark

uint8\_t rxFifoWatermark RX FIFO watermark

bool enableRxRTS RX RTS enable

 $bool \ {\rm enableTxCTS}$ 

TX CTS enable

*uart\_idle\_type\_select\_t* idleType IDLE type select.

bool enableTx

Enable TX

bool enableRx

Enable RX

struct \_\_uart\_transfer
 #include <fsl\_uart.h> UART transfer structure.

# **Public Members**

size\_t dataSize The byte count to be transfer.

struct \_\_uart\_handle
 #include <fsl\_uart.h> UART handle structure.

# **Public Members**

const uint8\_t \*volatile txData Address of remaining data to send. volatile size\_t txDataSize Size of the remaining data to send. size t txDataSizeAll Size of the data to send out. uint8 t \*volatile rxData Address of remaining data to receive. volatile size\_t rxDataSize Size of the remaining data to receive.  $size_t rxDataSizeAll$ Size of the data to receive. uint8\_t \*rxRingBuffer Start address of the receiver ring buffer. size\_t rxRingBufferSize Size of the ring buffer. volatile uint16\_t rxRingBufferHead Index for the driver to store received data into ring buffer. volatile uint16\_t rxRingBufferTail Index for the user to get data from the ring buffer. uart\_transfer\_callback\_t callback Callback function. void \*userData UART callback function parameter. volatile uint8\_t txState TX transfer state. volatile uint8 t rxState RX transfer state union unnamed11

# **Public Members**

uint8\_t \*data The buffer of data to be transfer.

uint8\_t \*rxData The buffer to receive data. const uint8\_t \*txData The buffer of data to be sent.

# 2.25 WDOG8: 8-bit Watchdog Timer

void WDOG8\_GetDefaultConfig(wdog8\_config\_t \*config)

Initializes the WDOG8 configuration structure.

This function initializes the WDOG8 configuration structure to default values. The default values are:

```
wdog8Config->enableWdog8 = true;
wdog8Config->clockSource = kWDOG8_ClockSource1;
wdog8Config->prescaler = kWDOG8_ClockPrescalerDivide1;
wdog8Config->workMode.enableWait = true;
wdog8Config->workMode.enableDebug = false;
wdog8Config->testMode = kWDOG8_TestModeDisabled;
wdog8Config->enableUpdate = true;
wdog8Config->enableInterrupt = false;
wdog8Config->enableInterrupt = false;
wdog8Config->enableWindowMode = false;
wdog8Config->enableWindowMode = false;
wdog8Config->imeoutValue = 0U;
wdog8Config->timeoutValue = 0xFFFFU;
```

# See also:

wdog8\_config\_t

#### Parameters

• config – Pointer to the WDOG8 configuration structure.

void WDOG8\_Init(WDOG\_Type \*base, const wdog8\_config\_t \*config)
Initializes the WDOG8 module.

This function initializes the WDOG8. To reconfigure the WDOG8 without forcing a reset first, enableUpdate must be set to true in the configuration.

#### Example:

wdog8\_config\_t config; WDOG8\_GetDefaultConfig(&config); config.timeoutValue = 0x7ffU; config.enableUpdate = true; WDOG8\_Init(wdog\_base,&config);

#### Parameters

- base WDOG8 peripheral base address.
- config The configuration of the WDOG8.

void WDOG8\_Deinit(WDOG\_Type \*base)

De-initializes the WDOG8 module.

This function shuts down the WDOG8. Ensure that the WDOG\_CS1.UPDATE is 1, which means that the register update is enabled.

#### Parameters

• base – WDOG8 peripheral base address.

static inline void WDOG8\_Enable(WDOG\_Type \*base)

Enables the WDOG8 module.

This function writes a value into the WDOG\_CS1 register to enable the WDOG8. The WDOG\_CS1 register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

# Parameters

• base – WDOG8 peripheral base address.

static inline void WDOG8\_Disable(WDOG\_Type \*base)

Disables the WDOG8 module.

This function writes a value into the WDOG\_CS1 register to disable the WDOG8. The WDOG\_CS1 register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

# Parameters

• base – WDOG8 peripheral base address

static inline void WDOG8\_EnableInterrupts(WDOG\_Type \*base, uint8\_t mask)

Enables the WDOG8 interrupt.

This function writes a value into the WDOG\_CS1 register to enable the WDOG8 interrupt. The WDOG\_CS1 register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

#### **Parameters**

- base WDOG8 peripheral base address.
- mask The interrupts to enable. The parameter can be a combination of the following source if defined:
  - kWDOG8\_InterruptEnable

static inline void WDOG8\_DisableInterrupts(WDOG\_Type \*base, uint8\_t mask)

Disables the WDOG8 interrupt.

This function writes a value into the WDOG\_CS register to disable the WDOG8 interrupt. The WDOG\_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

# Parameters

- base WDOG8 peripheral base address.
- mask The interrupts to disabled. The parameter can be a combination of the following source if defined:
  - kWDOG8\_InterruptEnable

static inline uint8\_t WDOG8\_GetStatusFlags(WDOG\_Type \*base)

Gets the WDOG8 all status flags.

This function gets all status flags.

Example to get the running flag:

```
uint32_t status;
status = WDOG8_GetStatusFlags(wdog_base) & kWDOG8_RunningFlag;
```

#### See also:

\_wdog8\_status\_flags\_t

• true: related status flag has been set.

• false: related status flag is not set.

# Parameters

• base – WDOG8 peripheral base address

# Returns

State of the status flag: asserted (true) or not-asserted (false).

void WDOG8\_ClearStatusFlags(WDOG\_Type \*base, uint8\_t mask)

Clears the WDOG8 flag.

This function clears the WDOG8 status flag.

Example to clear an interrupt flag:

 $WDOG8\_ClearStatusFlags(wdog\_base,kWDOG8\_InterruptFlag);$ 

# **Parameters**

- base WDOG8 peripheral base address.
- ${\rm mask}$  The status flags to clear. The parameter can be any combination of the following values:
  - kWDOG8\_InterruptFlag

static inline void WDOG8\_SetTimeoutValue(WDOG\_Type \*base, uint16\_t timeoutCount) Sets the WDOG8 timeout value.

This function writes a timeout value into the WDOG\_TOVALH/L register. The WDOG\_TOVALH/L register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

# Parameters

- base WDOG8 peripheral base address
- timeoutCount WDOG8 timeout value, count of WDOG8 clock ticks.

 $static\ inline\ void\ {\rm WDOG8\_SetWindowValue} (WDOG\_Type\ *base,\ uint16\_t\ windowValue)$ 

Sets the WDOG8 window value.

This function writes a window value into the WDOG\_WINH/L register. The WDOG\_WINH/L register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

# Parameters

- base WDOG8 peripheral base address.
- windowValue WDOG8 window value.

static inline void WDOG8\_Unlock(WDOG\_Type \*base)

Unlocks the WDOG8 register written.

This function unlocks the WDOG8 register written.

Before starting the unlock sequence and following the configuration, disable the global interrupts. Otherwise, an interrupt could effectively invalidate the unlock sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

# Parameters

• base – WDOG8 peripheral base address

 $static \ in line \ void \ {\rm WDOG8\_Refresh}(WDOG\_Type \ *base)$ 

Refreshes the WDOG8 timer.

This function feeds the WDOG8. This function should be called before the Watchdog timer is in timeout. Otherwise, a reset is asserted.

# Parameters

• base – WDOG8 peripheral base address

static inline uint16\_t WDOG8\_GetCounterValue(WDOG\_Type \*base)

Gets the WDOG8 counter value.

This function gets the WDOG8 counter value.

# Parameters

• base – WDOG8 peripheral base address.

# Returns

Current WDOG8 counter value.

# **Chapter 3**

# **Middleware**

# 3.1 Motor Control

# 3.1.1 FreeMASTER

Communication Driver User Guide

# Introduction

**What is FreeMASTER?** FreeMASTER is a PC-based application developed by NXP for NXP customers. It is a versatile tool usable as a real-time monitor, visualization tool, and a graphical control panel of embedded applications based on the NXP processing units.

This document describes the embedded-side software driver which implements an interface between the application and the host PC. The interface covers the following communication:

- **Serial** UART communication either over plain RS232 interface or more typically over a USB-to-Serial either external or built in a debugger probe.
- USB direct connection to target microcontroller
- CAN bus
- TCP/IP network wired or WiFi
- Segger J-Link RTT
- JTAG debug port communication
- ...and all of the above also using a **Zephyr** generic drivers.

The driver also supports so-called "packet-driven BDM" interface which enables a protocol-based communication over a debugging port. The BDM stands for Background Debugging Module and its physical implementation is different on each platform. Some platforms leverage a semi-standard JTAG interface, other platforms provide a custom implementation called BDM. Regardless of the name, this debugging interface enables non-intrusive access to the memory space while the target CPU is running. For basic memory read and write operations, there is no communication driver required on the target when communicating with the host PC. Use this driver to get more advanced FreeMASTER protocol features over the BDM interface. The driver must be configured for the packet-driven BDM mode, in which the host PC uses the debugging interface to write serial command frames directly to the target memory buffer. The same method is then used to read response frames from that memory buffer.

Similar to "packet-driven BDM", the FreeMASTER also supports a communication over [J-Link RTT]((https://www.segger.com/products/debug-probes/j-link/technology/about-real-time-transfer/) interface defined by SEGGER Microcontroller GmbH for ARM CortexM-based micro-controllers. This method also uses JTAG physical interface and enables high-speed real time communication to run over the same channel as used for application debugging.

**Driver version 3** This document describes version 3 of the FreeMASTER Communication Driver. This version features the implementation of the new Serial Protocol, which significantly extends the features and security of its predecessor. The new protocol internal number is v4 and its specification is available in the documentation accompanying the driver code.

Driver V3 is deployed to modern 32-bit MCU platforms first, so the portfolio of supported platforms is smaller than for the previous V2 versions. It is recommended to keep using the V2 driver for legacy platforms, such as S08, S12, ColdFire, or Power Architecture. Reach out to FreeMAS-TER community or to the local NXP representative with requests for more information or to port the V3 driver to legacy MCU devices.

Thanks to a layered approach, the new driver simplifies the porting of the driver to new UART, CAN or networking communication interfaces significantly. Users are encouraged to port the driver to more NXP MCU platforms and contribute the code back to NXP for integration into future releases. Existing code and low-level driver layers may be used as an example when porting to new targets.

**Note:** Using the FreeMASTER tool and FreeMASTER Communication Driver is only allowed in systems based on NXP microcontroller or microprocessor unit. Use with non-NXP MCU platforms is **not permitted** by the license terms.

**Target platforms** The driver implementation uses the following abstraction mechanisms which simplify driver porting and supporting new communication modules:

- **General CPU Platform** (see source code in the src/platforms directory). The code in this layer is only specific to native data type sizes and CPU architectures (for example; alignment-aware memory copy routines). This driver version brings two generic implementations of 32-bit platforms supporting both little-endian and big-endian architectures. There are also implementations customized for the 56F800E family of digital signal controllers and S12Z MCUs. **Zephyr** is treated as a specific CPU platform as it brings unified user configuration (Kconfig) and generic hardware device drivers. With Zephyr, the transport layer and low-level communication layers described below are configured automatically using Kconfig and Device Tree technologies.
- **Transport Communication Layer** The Serial, CAN, Networking, PD-BDM, and other methods of transport logic are implemented as a driver layer called FMSTR\_TRANSPORT with a uniform API. A support of the Network transport also extends single-client modes of operation which are native for Serial, USB and CAN by a concept of multiple client sessions.
- Low-level Communication Driver Each type of transport further defines a low-level API used to access the physical communication module. For example, the Serial transport defines a character-oriented API implemented by different serial communication modules like UART, LPUART, USART, and also USB-CDC. Similarly, the CAN transport defines a message-oriented API implemented by the FlexCAN or MCAN modules. Moreover, there are multiple different implementations for the same kind of communication peripherals. The difference between the implementation is in the way the low-level hardware registers are accessed. The *mcuxsdk* folder contains implementations which use MCUXpresso SDK drivers. These drivers should be used in applications based on the NXP MCUXpresso SDK. The "ampsdk" drivers target automotive-specific MCUs and their respective SDKs. The "dreg" implementations use a plain C-language access to hardware register addresses which makes it a universal and the most portable solution. In this case, users are encouraged to add more drivers for other communication modules or other respective SDKs and contribute the code back to NXP for integration.

The low-level drivers defined for the Networking transport enable datagram-oriented UDP and stream TCP communication. This implementation is demonstrated using the lwIP software stack but shall be portable to other TCP/IP stacks. It may sound surprisingly, but also the Segger J-Link RTT communication driver is linked to the Networking transport (RTT is stream oriented communication handled similarly to TCP).

**Replacing existing drivers** For all supported platforms, the driver described in this document replaces the V2 implementation and also older driver implementations that were available separately for individual platforms (PC Master SCI drivers).

**Clocks, pins, and peripheral initialization** The FreeMASTER communication driver is only responsible for runtime processing of the communication and must be integrated with an user application code to function properly. The user application code is responsible for general initialization of clock sources, pin multiplexers, and peripheral registers related to the communication speed. Such initialization should be done before calling the FMSTR\_Init function.

It is recommended to develop the user application using one of the Software Development Kits (SDKs) available from third parties or directly from NXP, such as MCUXpresso SDK, MCUXpresso IDE, and related tools. This approach simplifies the general configuration process significantly.

**MCUXpresso SDK** The MCUXpresso SDK is a software package provided by NXP which contains the device initialization code, linker files, and software drivers with example applications for the NXP family of MCUs. The MCUXpresso Config Tools may be used to generate the clock-setup and pin-multiplexer setup code suitable for the selected processor.

The MCUXpresso SDK also contains this FreeMASTER communication driver as a "middleware" component which may be downloaded along with the example applications from https: //mcuxpresso.nxp.com/en/welcome.

**MCUXpresso SDK on GitHub** The FreeMASTER communication driver is also released as one of the middleware components of the MCUXpresso SDK on the GitHub. This release enables direct integration of the FreeMASTER source code Git repository into a target applications including Zephyr applications.

Related links:

- The official FreeMASTER middleware repository.
- Online version of this document

**FreeMASTER in Zephyr** The FreeMASTER middleware repository can be used with MCUXpresso SDK as well as a Zephyr module. Zephyr-specific samples which include examples of Kconfig and Device Tree configurations for Serial, USB and Network communications are available in separate repository. West manifest in this sample repository fetches the full Zephyr package including the FreeMASTER middleware repository used as a Zephyr module.

# **Example applications**

**MCUX SDK Example applications** There are several example applications available for each supported MCU platform.

• **fmstr\_uart** demonstrates a plain serial transmission, typically connecting to a computer's physical or virtual COM port. The typical transmission speed is 115200 bps.

- **fmstr\_can** demonstrates CAN bus communication. This requires a suitable CAN interface connected to the computer and interconnected with the target MCU using a properly terminated CAN bus. The typical transmission speed is 500 kbps. A FreeMASTER-over-CAN communication plug-in must be used.
- **fmstr\_usb\_cdc** uses an on-chip USB controller to implement a CDC communication class. It is connected directly to a computer's USB port and creates a virtual COM port device. The typical transmission speed is above 1 Mbps.
- **fmstr\_net** demonstrates the Network communication over UDP or TCP protocol. Existing examples use lwIP stack to implement the communication, but in general, it shall be possible to use any other TCP/IP stack to achieve the same functionality.
- **fmstr\_wifi** is the fmstr\_net application modified to use a WiFi network interface instead of a wired Ethernet connection.
- **fmstr\_rtt** demonstrates the communication over SEGGER J-Link RTT interface. Both fmstr\_net and fmstr\_rtt examples require the FreeMASTER TCP/UDP communication plug-in to be used on the PC host side.
- **fmstr\_eonce** uses the real-time data unit on the JTAG EOnCE module of the 56F800E family to implement pseudo-serial communication over the JTAG port. The typical transmission speed is around 10 kbps. This communication requires FreeMASTER JTAG/EOnCE communication plug-in.
- **fmstr\_pdbdm** uses JTAG or BDM debugging interface to access the target RAM directly while the CPU is running. Note that such approach can be used with any MCU application, even without any special driver code. The computer reads from and writes into the RAM directly without CPU intervention. The Packet-Driven BDM (PD-BDM) communication uses the same memory access to exchange command and response frames. With PD-BDM, the FreeMASTER tool is able to go beyond basic memory read/write operations and accesses also advanced features like Recorder, TSA, or Pipes. The typical transmission speed is around 10 kbps. A PD-BDM communication plug-in must be used in FreeMASTER and configured properly for the selected debugging interface. Note that this communication cannot be used while a debugging interface is used by a debugger session.
- **fmstr\_any** is a special example application which demonstrates how the NXP MCUXpresso Config Tools can be used to configure pins, clocks, peripherals, interrupts, and even the FreeMASTER "middleware" driver features in a graphical and user friendly way. The user can switch between the Serial, CAN, and other ways of communication and generate the required initialization code automatically.

**Zephyr sample spplications** Zephyr sample applications demonstrate Kconfig and Device Tree configuration which configure the FreeMASTER middleware module for a selected communication option (Serial, CAN, Network or RTT).

Refer to *readme.md* files in each sample directory for description of configuration options required to implement FreeMASTER connectivity.

# Description

This section shows how to add the FreeMASTER Communication Driver into application and how to configure the connection to the FreeMASTER visualization tool.

**Features** The FreeMASTER driver implements the FreeMASTER protocol V4 and provides the following features which may be accessed using the FreeMASTER visualization tool:

- Read/write access to any memory location on the target.
- Optional password protection of the read, read/write, and read/write/flash access levels.

- Atomic bit manipulation on the target memory (bit-wise write access).
- Optimal size-aligned access to memory which is also suitable to access the peripheral register space.
- Oscilloscope access—real-time access to target variables. The sample rate may be limited by the communication speed.
- Recorder— access to the fast transient recorder running on the board as a part of the FreeMASTER driver. The sample rate is only limited by the MCU CPU speed. The length of the data recorded depends on the amount of available memory.
- Multiple instances of Oscilloscopes and Recorders without the limitation of maximum number of variables.
- Application commands—high-level message delivery from the PC to the application.
- TSA tables—describing the data types, variables, files, or hyperlinks exported by the target application. The TSA newly supports also non-memory mapped resources like external EEPROM or SD Card files.
- Pipes—enabling the buffered stream-oriented data exchange for a general-purpose terminal-like communication, diagnostic data streaming, or other data exchange.

The FreeMASTER driver features:

- Full FreeMASTER protocol V4 implementation with a new V4 style of CRC used.
- Layered approach supporting Serial, CAN, Network, PD-BDM, and other transports.
- Layered low-level Serial transport driver architecture enabling to select UART, LPUART, USART, and other physical implementations of serial interfaces, including USB-CDC.
- Layered low-level CAN transport driver architecture enabling to select FlexCAN, msCAN, MCAN, and other physical implementations of the CAN interface.
- Layered low-level Networking transport enabling to select TCP, UDP or J-Link RTT communication.
- TSA support to write-protect memory regions or individual variables and to deny the access to the unsafe memory.
- The pipe callback handlers are invoked whenever new data is available for reading from the pipe.
- Two Serial Single-Wire modes of operation are enabled. The "external" mode has the RX and TX shorted on-board. The "true" single-wire mode interconnects internally when the MCU or UART modules support it.

The following sections briefly describe all FreeMASTER features implemented by the driver. See the PC-based FreeMASTER User Manual for more details on how to use the features to monitor, tune, or control an embedded application.

**Board Detection** The FreeMASTER protocol V4 defines the standard set of configuration values which the host PC tool reads to identify the target and to access other target resources properly. The configuration includes the following parameters:

- Version of the driver and the version of the protocol implemented.
- MTU as the Maximum size of the Transmission Unit (for example; communication buffer size).
- Application name, description, and version strings.
- Application build date and time as a string.
- Target processor byte ordering (little/big endian).
- Protection level that requires password authentication.

- Number of the Recorder and Oscilloscope instances.
- RAM Base Address for optimized memory access commands.

**Memory Read** This basic feature enables the host PC to read any data memory location by specifying the address and size of the required memory area. The device response frame must be shorter than the MTU to fit into the outgoing communication buffer. To read a device memory of any size, the host uses the information retrieved during the Board Detection and splits the large-block request to multiple partial requests.

The driver uses size-aligned operations to read the target memory (for example; uses proper read-word instruction when an address is aligned to 4 bytes).

**Memory Write** Similarly to the Memory Read operation, the Memory Write feature enables to write to any RAM memory location on the target device. A single write command frame must be shorter than the MTU to fit into the target communication buffer. Larger requests must be split into smaller ones.

The driver uses size-aligned operations to write to the target memory (for example; uses proper write-word instruction when an address is aligned to 4 bytes).

**Masked Memory Write** To implement the write access to a single bit or a group of bits of target variables, the Masked Memory Write feature is available in the FreeMASTER protocol and it is supported by the driver using the Read-Modify-Write approach.

Be careful when writing to bit fields of volatile variables that are also modified in an application interrupt. The interrupt may be serviced in the middle of a read-modify-write operation and it may cause data corruption.

**Oscilloscope** The protocol and driver enables any number of variables to be read at once with a single request from the host. This feature is called Oscilloscope and the FreeMASTER tool uses it to display a real-time graph of variable values.

The driver can be configured to support any number of Oscilloscope instances and enable simultaneously running graphs to be displayed on the host computer screen.

**Recorder** The protocol enables the host to select target variables whose values are then periodically recorded into a dedicated on-board memory buffer. After such data sampling stops (either on a host request or by evaluating a threshold-crossing condition), the data buffer is downloaded to the host and displayed as a graph. The data sampling rate is not limited by the speed of the communication line, so it enables displaying the variable transitions in a very high resolution.

The driver can be configured to support multiple Recorder instances and enable multiple recorder graphs to be displayed on the host screen. Having multiple recorders also enables setting the recording point differently for each instance. For example; one instance may be recording data in a general timer interrupt while another instance may record at a specific control algorithm time in the PWM interrupt.

**TSA** With the TSA feature, data types and variables can be described directly in the application source code. Such information is later provided to the FreeMASTER tool which may use it instead of reading symbol data from the application ELF executable file.

The information is encoded as so-called TSA tables which become direct part of the application code. The TSA tables contain descriptors of variables that shall be visible to the host tool. The descriptors can describe the memory areas by specifying the address and size of the memory

block or more conveniently using the C variable names directly. Different set of TSA descriptors can be used to encode information about the structure types, unions, enumerations, or arrays.

The driver also supports special types of TSA table entries to describe user resources like external EEPROM and SD Card files, memory-mapped files, virtual directories, web URL hyperlinks, and constant enumerations.

**TSA Safety** When the TSA is enabled in the application, the TSA Safety can be enabled and validate the memory accesses directly by the embedded-side driver. When the TSA Safety is turned on, any memory request received from the host is validated and accepted only if it belongs to a TSA-described object. The TSA entries can be declared as Read-Write or Read-Only so that the driver can actively deny the write access to the Read-Only objects.

**Application commands** The Application Commands are high-level messages that can be delivered from the PC Host to the embedded application for further processing. The embedded application can either poll the status, or be called back when a new Application Command arrives to be processed. After the embedded application acknowledges that the command is handled, the host receives the Result Code and reads the other return data from memory. Both the Application Commands and the Result Codes are specific to a given application and it is user's responsibility to define them. The FreeMASTER protocol and the FreeMASTER driver only implement the delivery channel and a set of API calls to enable the Application Command processing in general.

**Pipes** The Pipes enable buffered and stream-oriented data exchange between the PC Host and the target application. Any pipe can be written to and read from at both ends (either on the PC or the MCU). The data transmission is acknowledged using the special FreeMASTER protocol commands. It is guaranteed that the data bytes are delivered from the writer to the reader in a proper order and without losses.

**Serial single-wire operation** The MCU Serial Communication Driver natively supports normal dual-wire operation. Because the protocol is half-duplex only, the driver can also operate in two single-wire modes:

- "External" single-wire operation where the Receiver and Transmitter pins are shorted on the board. This mode is supported by default in the MCU driver because the Receiver and Transmitter units are enabled or disabled whenever needed. It is also easy to extend this operation for the RS485 communication.
- "True" single-wire mode which uses only a single pin and the direction switching is made by the UART module. This mode of operation must be enabled by defining the FM-STR\_SERIAL\_SINGLEWIRE configuration option.

**Multi-session support** With networking interface it is possible for multiple clients to access the target MCU simultaneously. Reading and writing of target memory is processed atomically so there is no risk of data corruption. The state-full resources such as Recorders or Oscilloscopes are locked to a client session upon first use and access is denied to other clients until lock is released..

Zephyr-specific

**Dedicated communication task** FreeMASTER communication may run isolated in a dedicated task. The task automates the FMSTR\_Init and FMSTR\_Poll calls together with periodic activities enabling the FreeMASTER UI to fetch information about tasks and CPU utilization. The task can be started automatically or manually, and it must be assigned a priority to be able to react on interrupts and other communication events. Refer to Zephyr FreeMASTER sample applications which all use this communication task.

**Zephyr shell and logging over FreeMASTER pipe** FreeMASTER implements a shell backend which may use FreeMASTER pipe as a I/O terminal and logging output. Refer to Zephyr FreeMASTER sample applications which all use this feature.

**Automatic TSA tables** TSA tables can be declared as "automatic" in Zephyr which make them automatically registered in the table list. This may be very useful when there are many TSA tables or when the tables are defined in different (often unrelated) libraries linked together. In this case user does not need to build a list of all tables manually.

**Driver files** The driver source files can be found in a top-level src folder, further divided into the sub-folders:

- *src/platforms* platform-specific folder—one folder exists for each supported processor platform (for example; 32-bit Little Endian platform). Each such folder contains a platform header file with data types and a code which implements the potentially platform-specific operations, such as aligned memory access.
- *src/common* folder—contains the common driver source files shared by the driver for all supported platforms. All the *.c* files must be added to the project, compiled, and linked together with the application.
  - *freemaster.h -* master driver header file, which declares the common data types, macros, and prototypes of the FreeMASTER driver API functions.
  - freemaster\_cfg.h.example this file can serve as an example of the FreeMASTER driver configuration file. Save this file into a project source code folder and rename it to freemaster\_cfg.h. The FreeMASTER driver code includes this file to get the projectspecific configuration options and to optimize the compilation of the driver.
  - *freemaster\_defcfg.h* defines the default values for each FreeMASTER configuration option if the option is not set in the *freemaster\_cfg.h* file.
  - *freemaster\_protocol.h* defines the FreeMASTER protocol constants used internally by the driver.
  - *freemaster\_protocol.c* implements the FreeMASTER protocol decoder and handles the basic Get Configuration Value, Memory Read, and Memory Write commands.
  - *freemaster\_rec.c* handles the Recorder-specific commands and implements the Recorder sampling and triggering routines. When the Recorder is disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.
  - *freemaster\_scope.c* handles the Oscilloscope-specific commands. If the Oscilloscope is disabled by the FreeMASTER driver configuration file, this file compiles as void.
  - *freemaster\_pipes.c* implements the Pipes functionality when the Pipes feature is enabled.
  - *freemaster\_appcmd.c* handles the communication commands used to deliver and execute the Application Commands within the context of the embedded application. When the Application Commands are disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.

- *freemaster\_tsa.c* handles the commands specific to the TSA feature. This feature enables the FreeMASTER host tool to obtain the TSA memory descriptors declared in the embedded application. If the TSA is disabled by the FreeMASTER driver configuration file, this file compiles as void.
- *freemaster\_tsa.h* contains the declaration of the macros used to define the TSA memory descriptors. This file is indirectly included into the user application code (via *freemaster.h*).
- *freemaster\_sha.c* implements the SHA-1 hash code used in the password authentication algorithm.
- *freemaster\_private.h* contains the declarations of functions and data types used internally in the driver. It also contains the C pre-processor statements to perform the compile-time verification of the user configuration provided in the *freemaster\_cfg.h* file.
- *freemaster\_serial.c* implements the serial protocol logic including the CRC, FIFO queuing, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a character-oriented API exported by the specific low-level driver.
- *freemaster\_serial.h* defines the low-level character-oriented Serial API.
- *freemaster\_can.c* implements the CAN protocol logic including the CAN message preparation, signalling using the first data byte in the CAN frame, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a message-oriented API exported by the specific low-level driver.
- freemaster\_can.h defines the low-level message-oriented CAN API.
- *freemaster\_net.c* implements the Network protocol transport logic including multiple session management code.
- *freemaster\_net.h* definitions related to the Network transport.
- *freemaster\_pdbdm.c* implements the packet-driven BDM communication buffer and other communication-related operations.
- *freemaster\_utils.c* aligned memory copy routines, circular buffer management and other utility functions
- *freemaster\_utils.h* definitions related to utility code.
- *src/drivers/[sdk]/serial* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_serial\_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the UART, LPUART, USART, and other kinds of Serial communication modules.
- *src/drivers/[sdk]/can* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the FlexCAN, msCAN, MCAN, and other kinds of CAN communication modules.
- *src/drivers/[sdk]/network* contains low-level code adapting the FreeMASTER Network transport to an underlying TCP/IP or RTT stack.
  - *freemaster\_net\_lwip\_tcp.c* and *\_udp.c* default networking implementation of TCP and UDP transports using lwIP stack.
  - freemaster\_net\_segger\_rtt.c implementation of network transport using Segger J-Link RTT interface

**Driver configuration** The driver is configured using a single header file (*freemaster\_cfg.h*). Create this file and save it together with other project source files before compiling the driver code. All FreeMASTER driver source files include the *freemaster\_cfg.h* file and use the macros defined here for the conditional and parameterized compilation. The C compiler must locate the configuration file when compiling the driver files. Typically, it can be achieved by putting this file into a folder where the other project-specific included files are stored.

As a starting point to create the configuration file, get the *freemaster\_cfg.h.example* file, rename it to *freemaster\_cfg.h*, and save it into the project area.

**Note:** It is NOT recommended to leave the *freemaster\_cfg.h* file in the FreeMASTER driver source code folder. The configuration file must be placed at a project-specific location, so that it does not affect the other applications that use the same driver.

**Configurable items** This section describes the configuration options which can be defined in *freemaster\_cfg.h.* 

#### Interrupt modes

#define FMSTR\_LONG\_INTR [0|1] #define FMSTR\_SHORT\_INTR [0|1] #define FMSTR\_POLL\_DRIVEN [0|1]

Value Type boolean (0 or 1)

**Description** Exactly one of the three macros must be defined to non-zero. The others must be defined to zero or left undefined. The non-zero-defined constant selects the interrupt mode of the driver. See *Driver interrupt modes*.

- FMSTR\_LONG\_INTR long interrupt mode
- FMSTR\_SHORT\_INTR short interrupt mode
- FMSTR\_POLL\_DRIVEN poll-driven mode

**Note:** Some options may not be supported by all communication interfaces. For example, the FMSTR\_SHORT\_INTR option is not supported by the USB\_CDC interface.

#### **Protocol transport**

#define FMSTR\_TRANSPORT [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER source code. Specify one of existing instances to make use of the protocol transport.

**Description** Use one of the pre-defined constants, as implemented by the FreeMASTER code. The current driver supports the following transports:

- FMSTR\_SERIAL serial communication protocol
- FMSTR\_CAN using CAN communication
- FMSTR\_PDBDM using packet-driven BDM communication
- FMSTR\_NET network communication using TCP or UDP protocol

**Serial transport** This section describes configuration parameters used when serial transport is used:

#define FMSTR\_TRANSPORT FMSTR\_SERIAL

**FMSTR\_SERIAL\_DRV** Select what low-level driver interface will be used when implementing the Serial communication.

#define FMSTR\_SERIAL\_DRV [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing serial driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/serial* implementation):

- **FMSTR\_SERIAL\_MCUX\_UART** UART driver
- FMSTR\_SERIAL\_MCUX\_LPUART LPUART driver
- FMSTR\_SERIAL\_MCUX\_USART USART driver
- FMSTR\_SERIAL\_MCUX\_MINIUSART miniUSART driver
- FMSTR\_SERIAL\_MCUX\_QSCI DSC QSCI driver
- **FMSTR\_SERIAL\_MCUX\_USB** USB/CDC class driver (also see code in the */sup-port/mcuxsdk\_usb* folder)
- FMSTR\_SERIAL\_56F800E\_EONCE DSC JTAG EOnCE driver

Other SDKs or BSPs may define custom low-level driver interface structure which may be used as FMSTR\_SERIAL\_DRV. For example:

• **FMSTR\_SERIAL\_DREG\_UART** - demonstrates the low-level interface implemented without the MCUXpresso SDK and using direct access to peripheral registers.

# FMSTR\_SERIAL\_BASE

#define FMSTR\_SERIAL\_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

**Description** Specify the base address of the UART, LPUART, USART, or other serial peripheral module to be used for the communication. This value is not defined by default. User application should call FMSTR\_SetSerialBaseAddress() to select the peripheral module.

# FMSTR\_COMM\_BUFFER\_SIZE

#define FMSTR\_COMM\_BUFFER\_SIZE [number]

Value Type 0 or a value in range 32...255

**Description** Specify the size of the communication buffer to be allocated by the driver. Default value, which suits all driver features, is used when this option is defined as 0.

# FMSTR\_COMM\_RQUEUE\_SIZE

#define FMSTR\_COMM\_RQUEUE\_SIZE [number]

Value Type Value in range 0...255

**Description** Specify the size of the FIFO receiver queue used to quickly receive and store characters in the FMSTR\_SHORT\_INTR interrupt mode. The default value is 32 B.

# FMSTR\_SERIAL\_SINGLEWIRE

#define FMSTR\_SERIAL\_SINGLEWIRE [0|1]

Value Type Boolean 0 or 1.

**Description** Set to non-zero to enable the "True" single-wire mode which uses a single MCU pin to communicate. The low-level driver enables the pin direction switching when the MCU peripheral supports it.

**CAN Bus transport** This section describes configuration parameters used when CAN transport is used:

#define FMSTR\_TRANSPORT FMSTR\_CAN

**FMSTR\_CAN\_DRV** Select what low-level driver interface will be used when implementing the CAN communication.

#define FMSTR\_CAN\_DRV [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing CAN driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/can implementation*):

- FMSTR\_CAN\_MCUX\_FLEXCAN FlexCAN driver
- FMSTR\_CAN\_MCUX\_MCAN MCAN driver
- FMSTR\_CAN\_MCUX\_MSCAN msCAN driver
- FMSTR\_CAN\_MCUX\_DSCFLEXCAN DSC FlexCAN driver
- FMSTR\_CAN\_MCUX\_DSCMSCAN DSC msCAN driver

Other SDKs or BSPs may define the custom low-level driver interface structure which may be used as FMSTR\_CAN\_DRV.

# FMSTR\_CAN\_BASE

#define FMSTR\_CAN\_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

# FMSTR\_CAN\_CMDID

#define FMSTR\_CAN\_CMDID [number]

Value Type CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for FreeMASTER commands (direction from PC Host tool to target application). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Default value is 0x7AA.

#### FMSTR\_CAN\_RSPID

#define FMSTR\_CAN\_RSPID [number]

Value Type CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for responding messages (direction from target application to PC Host tool). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Note that both *CMDID* and *RSPID* values may be the same. Default value is 0x7AA.

# FMSTR\_FLEXCAN\_TXMB

#define FMSTR\_FLEXCAN\_TXMB [number]

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame transmission. Default value is 0.

#### FMSTR\_FLEXCAN\_RXMB

#define FMSTR\_FLEXCAN\_RXMB [number]

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame reception. Note that the FreeMASTER driver may also operate with a common message buffer used by both TX and RX directions. Default value is 1.

**Network transport** This section describes configuration parameters used when Network transport is used:

#define FMSTR\_TRANSPORT FMSTR\_NET

FMSTR\_NET\_DRV Select network interface implementation.

#define FMSTR\_NET\_DRV [identifier]

**Value Type** Identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing NET driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /drivers/mcuxsdk/network implementation):

- FMSTR\_NET\_LWIP\_TCP TCP communication using lwIP stack
- FMSTR\_NET\_LWIP\_UDP UDP communication using lwIP stack
- FMSTR\_NET\_SEGGER\_RTT Communication using SEGGER J-Link RTT interface

Other SDKs or BSPs may define the custom networking interface which may be used as FM-STR\_CAN\_DRV.

Add another row below:

# FMSTR\_NET\_PORT

#define FMSTR\_NET\_PORT [number]

Value Type TCP or UDP port number (short integer)

**Description** Specifies the server port number used by TCP or UDP protocols.

# FMSTR\_NET\_BLOCKING\_TIMEOUT

#define FMSTR\_NET\_BLOCKING\_TIMEOUT [number]

Value Type Timeout as number of milliseconds

**Description** This value specifies a timeout in milliseconds for which the network socket operations may block the execution inside *FMSTR\_Poll*. This may be set high (e.g. 250) when a dedicated RTOS task is used to handle FreeMASTER protocol polling. Set to a lower value when the polling task is also responsible for other operations. Set to 0 to attempt to use non-blocking socket operations.

#### FMSTR\_NET\_AUTODISCOVERY

#define FMSTR\_NET\_AUTODISCOVERY [0|1]

Value Type Boolean 0 or 1.

**Description** This option enables the FreeMASTER driver to use a separate UDP socket to broadcast auto-discovery messages to network. This helps the FreeMASTER tool to discover the target device address, port and protocol options.

**Debugging options** 

FMSTR\_DISABLE

#define FMSTR\_DISABLE [0|1]

Value Type boolean (0 or 1)

**Description** Define as non-zero to disable all FreeMASTER features, exclude the driver code from build, and compile all its API functions empty. This may be useful to remove FreeMASTER without modifying any application source code. Default value is 0 (false).

#### FMSTR\_DEBUG\_TX

#define FMSTR\_DEBUG\_TX [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to enable the driver to periodically transmit test frames out on the selected communication interface (SCI or CAN). With the debug transmission enabled, it is simpler to detect problems in the baudrate or other communication configuration settings.

The test frames are transmitted until the first valid command frame is received from the PC Host tool. The test frame is a valid error status frame, as defined by the protocol format. On the serial line, the test frame consists of three printable characters (+©W) which are easy to capture using the serial terminal tools.

This feature requires the FMSTR\_Poll() function to be called periodically. Default value is 0 (false).

#### FMSTR\_APPLICATION\_STR

#define FMSTR\_APPLICATION\_STR

Value Type String.

**Description** Name of the application visible in FreeMASTER host application.

**Memory access** 

# FMSTR\_USE\_READMEM

#define FMSTR\_USE\_READMEM [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Read command and enable FreeMASTER to have read access to memory and variables. The access can be further restricted by using a TSA feature. Default value is 1 (true).

#### FMSTR\_USE\_WRITEMEM

#define FMSTR\_USE\_WRITEMEM [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Write command. The default value is 1 (true).

Oscilloscope options

#### FMSTR\_USE\_SCOPE

#define FMSTR\_USE\_SCOPE [number]

Value Type Integer number.

**Description** Number of Oscilloscope instances to be supported. Set to 0 to disable the Oscilloscope feature. Default value is 0.

#### FMSTR\_MAX\_SCOPE\_VARS

#define FMSTR\_MAX\_SCOPE\_VARS [number]

Value Type Integer number larger than 2.

**Description** Number of variables to be supported by each Oscilloscope instance. Default value is 8.

#### **Recorder options**

#### FMSTR\_USE\_RECORDER

 $\# define \ FMSTR\_USE\_RECORDER \ [number]$ 

#### Value Type Integer number.

**Description** Number of Recorder instances to be supported. Set to 0 to disable the Recorder feature. Default value is 0.

#### FMSTR\_REC\_BUFF\_SIZE

#define FMSTR\_REC\_BUFF\_SIZE [number]

**Value Type** Integer number larger than 2.

**Description** Defines the size of the memory buffer used by the Recorder instance #0. Default: not defined, user shall call 'FMSTR\_RecorderCreate()" API function to specify this parameter in run time.

#### FMSTR\_REC\_TIMEBASE

 $\# define \ FMSTR\_REC\_TIMEBASE \ [time \ specification]$ 

Value Type Number (nanoseconds time).

**Description** Defines the base sampling rate in nanoseconds (sampling speed) Recorder instance #0.

Use one of the following macros:

- FMSTR\_REC\_BASE\_SECONDS(x)
- FMSTR\_REC\_BASE\_MILLISEC(x)
- FMSTR\_REC\_BASE\_MICROSEC(x)
- FMSTR\_REC\_BASE\_NANOSEC(x)

Default: not defined, user shall call 'FMSTR\_RecorderCreate()" API function to specify this parameter in run time.

#### FMSTR\_REC\_FLOAT\_TRIG

 $\# define \ FMSTR\_REC\_FLOAT\_TRIG \ [0|1]$ 

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the floating-point triggering. Be aware that floating-point triggering may grow the code size by linking the floating-point standard library. Default value is 0 (false).

#### **Application Commands options**

# FMSTR\_USE\_APPCMD

#define FMSTR\_USE\_APPCMD [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Application Commands feature. Default value is 0 (false).

# FMSTR\_APPCMD\_BUFF\_SIZE

#define FMSTR\_APPCMD\_BUFF\_SIZE [size]

Value Type Numeric buffer size in range 1..255

**Description** The size of the Application Command data buffer allocated by the driver. The buffer stores the (optional) parameters of the Application Command which waits to be processed.

# FMSTR\_MAX\_APPCMD\_CALLS

#define FMSTR\_MAX\_APPCMD\_CALLS [number]

Value Type Number in range 0..255

 $\label{eq:Description} \begin{array}{ll} \mbox{The number of different Application Commands that can be assigned a callback handler function using $FMSTR_RegisterAppCmdCall()$. Default value is 0$. \\ \end{array}$ 

# **TSA options**

# FMSTR\_USE\_TSA

#define FMSTR\_USE\_TSA [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the FreeMASTER TSA feature to be used. With this option enabled, the TSA tables defined in the applications are made available to the FreeMASTER host tool. Default value is 0 (false).

# FMSTR\_USE\_TSA\_SAFETY

#define FMSTR\_USE\_TSA\_SAFETY [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the memory access validation in the FreeMASTER driver. With this option, the host tool is not able to access the memory which is not described by at least one TSA descriptor. Also a write access is denied for objects defined as read-only in TSA tables. Default value is 0 (false).

#### FMSTR\_USE\_TSA\_INROM

#define FMSTR\_USE\_TSA\_INROM [0|1]

Value Type Boolean 0 or 1.

**Description** Declare all TSA descriptors as *const*, which enables the linker to put the data into the flash memory. The actual result depends on linker settings or the linker commands used in the project. Default value is 0 (false).

#### FMSTR\_USE\_TSA\_DYNAMIC

#define FMSTR\_USE\_TSA\_DYNAMIC [0|1]

Value Type Boolean 0 or 1.

**Description** Enable runtime-defined TSA entries to be added to the TSA table by the FM-STR\_SetUpTsaBuff() and FMSTR\_TsaAddVar() functions. Default value is 0 (false).

**Pipes options** 

#### FMSTR\_USE\_PIPES

#define FMSTR\_USE\_PIPES [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the FreeMASTER Pipes feature to be used. Default value is 0 (false).

#### FMSTR\_MAX\_PIPES\_COUNT

#define FMSTR\_MAX\_PIPES\_COUNT [number]

**Value Type** Number in range 1..63.

**Description** The number of simultaneous pipe connections to support. The default value is 1.

**Driver interrupt modes** To implement the communication, the FreeMASTER driver handles the Serial or CAN module's receive and transmit requests. Use the *freemaster\_cfg.h* configuration file to select whether the driver processes the communication automatically in the interrupt service routine handler or if it only polls the status of the module (typically during the application idle time).

This section describes each of the interrupt mode in more details.

#### **Completely Interrupt-Driven operation** Activated using:

#define FMSTR\_LONG\_INTR 1

In this mode, both the communication and the FreeMASTER protocol decoding is done in the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, or other interrupt service routine. Because the protocol execution may be a lengthy task (especially with the TSA-Safety enabled) it is recommended to use this mode only if the interrupt prioritization scheme is possible in the application and the FreeMAS-TER interrupt is assigned to a lower (the lowest) priority.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the FMSTR\_SerialIsr or FM-STR\_CanIsr functions from that handler.

#### Mixed Interrupt and Polling Modes Activated using:

#### #define FMSTR\_SHORT\_INTR 1

In this mode, the communication processing time is split between the interrupt routine and the main application loop or task. The raw communication is handled by the *FMSTR\_SerialIsr, FM-STR\_CanIsr*, or other interrupt service routine, while the protocol decoding and execution is handled by the *FMSTR\_Poll* routine. Call *FMSTR\_Poll* during the idle time in the application main loop.

The interrupt processing in this mode is relatively fast and deterministic. Upon a serial-receive event, the received character is only placed into a FIFO-like queue and it is not further processed. Upon a CAN receive event, the received frame is stored into a receive buffer. When transmitting, the characters are fetched from the prepared transmit buffer.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the *FMSTR\_SerialIsr* or *FM-STR\_CanIsr* functions from that handler.

When the serial interface is used as the serial communication interface, ensure that the *FM*-*STR\_Poll* function is called at least once per *N* character time periods. *N* is the length of the FreeMASTER FIFO queue (*FMSTR\_COMM\_RQUEUE\_SIZE*) and the character time is the time needed to transmit or receive a single byte over the SCI line.

#### **Completely Poll-driven**

#define FMSTR\_POLL\_DRIVEN 1

In this mode, both the communication and the FreeMASTER protocol decoding are done in the *FMSTR\_Poll* routine. No interrupts are needed and the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, and similar handlers compile to an empty code.

When using this mode, ensure that the *FMSTR\_Poll* function is called by the application at least once per the serial "character time" which is the time needed to transmit or receive a single character.

In the latter two modes (*FMSTR\_SHORT\_INTR* and *FMSTR\_POLL\_DRIVEN*), the protocol handling takes place in the FMSTR\_Poll routine. An application interrupt can occur in the middle of the

Read Memory or Write Memory commands' execution and corrupt the variable being accessed by the FreeMASTER driver. In these two modes, some issues or glitches may occur when using FreeMASTER to visualize or monitor volatile variables modified in interrupt servicing code.

The same issue may appear even in the full interrupt mode (FMSTR\_LONG\_INTR), if volatile variables are modified in the interrupt code with a priority higher than the priority of the communication interrupt.

**Data types** Simple portability was one of the main requirements when writing the FreeMAS-TER driver. This is why the driver code uses the privately-declared data types and the vast majority of the platform-dependent code is separated in the platform-dependent source files. The data types used in the driver API are all defined in the platform-specific header file.

To prevent name conflicts with the symbols used in the application, all data types, macros, and functions have the FMSTR\_prefix. The only global variables used in the driver are the transport and low-level API structures exported from the driver-implementation layer to upper layers. Other than that, all private variables are declared as static and named using the fmstr\_prefix.

**Communication interface initialization** The FreeMASTER driver does not perform neither the initialization nor the configuration of the peripheral module that it uses to communicate. It is the application startup code responsibility to configure the communication module before the FreeMASTER driver is initialized by the FMSTR\_Init call.

When the Serial communication module is used as the FreeMASTER communication interface, configure the UART receive and transmit pins, the serial communication baud rate, parity (no-parity), the character length (eight bits), and the number of stop bits (one) before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected serial peripheral module. Call the FMSTR\_SerialIsr function from the application handler.

When a CAN module is used as the FreeMASTER communication interface, configure the CAN receive and transmit pins and the CAN module bit rate before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected CAN peripheral module. Call the FMSTR\_CanIsr function from the application handler.

**Note:** It is not necessary to enable or unmask the serial nor the CAN interrupts before initializing the FreeMASTER driver. The driver enables or disables the interrupts and communication lines, as required during runtime.

**FreeMASTER Recorder calls** When using the FreeMASTER Recorder in the application (FM-STR\_USE\_RECORDER > 0), call the FMSTR\_RecorderCreate function early after FMSTR\_Init to set up each recorder instance to be used in the application. Then call the FMSTR\_Recorder function periodically in the code where the data recording should occur. A typical place to call the Recorder routine is at the timer or PWM interrupts, but it can be anywhere else. The example applications provided together with the driver code call the FMSTR\_Recorder in the main application loop.

In applications where FMSTR\_Recorder is called periodically with a constant period, specify the period in the Recorder configuration structure before calling FMSTR\_RecorderCreate. This setting enables the PC Host FreeMASTER tool to display the X-axis of the Recorder graph properly scaled for the time domain.

**Driver usage** Start using or evaluating FreeMASTER by opening some of the example applications available in the driver setup package.

Follow these steps to enable the basic FreeMASTER connectivity in the application:

- Make sure that all \**c* files of the FreeMASTER driver from the *src/common/platforms/[your\_platform]* folder are a part of the project. See *Driver files* for more details.
- Configure the FreeMASTER driver by creating or editing the *freemaster\_cfg.h* file and by saving it into the application project directory. See *Driver configuration* for more details.
- Include the *freemaster.h* file into any application source file that makes the FreeMASTER API calls.
- Initialize the Serial or CAN modules. Set the baud rate, parity, and other parameters of the communication. Do not enable the communication interrupts in the interrupt mask registers.
- For the FMSTR\_LONG\_INTR and FMSTR\_SHORT\_INTR modes, install the applicationspecific interrupt routine and call the FMSTR\_SerialIsr or FMSTR\_CanIsr functions from this handler.
- Call the FMSTR\_Init function early on in the application initialization code.
- Call the FMSTR\_RecorderCreate functions for each Recorder instance to enable the Recorder feature.
- In the main application loop, call the FMSTR\_Poll API function periodically when the application is idle.
- For the FMSTR\_SHORT\_INTR and FMSTR\_LONG\_INTR modes, enable the interrupts globally so that the interrupts can be handled by the CPU.

**Communication troubleshooting** The most common problem that causes communication issues is a wrong baud rate setting or a wrong pin multiplexer setting of the target MCU. When a communication between the PC Host running FreeMASTER and the target MCU cannot be established, try enabling the FMSTR\_DEBUG\_TX option in the *freemaster\_cfg.h* file and call the FM-STR\_Poll function periodically in the main application task loop.

With this feature enabled, the FreeMASTER driver periodically transmits a test frame through the Serial or CAN lines. Use a logic analyzer or an oscilloscope to monitor the signals at the communication pins of the CPU device to examine whether the bit rate and signal polarity are configured properly.

# **Driver API**

This section describes the driver Application Programmers' Interface (API) needed to initialize and use the FreeMASTER serial communication driver.

**Control API** There are three key functions to initialize and use the driver.

# FMSTR\_Init

# Prototype

FMSTR\_BOOL FMSTR\_Init(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_protocol.c*

**Description** This function initializes the internal variables of the FreeMASTER driver and enables the communication interface. This function does not change the configuration of the selected communication module. The hardware module must be initialized before the *FMSTR\_Init* function is called.

A call to this function must occur before calling any other FreeMASTER driver API functions.

# FMSTR\_Poll

#### Prototype

void FMSTR\_Poll(void);

- Declaration: freemaster.h
- Implementation: *freemaster\_protocol.c*

**Description** In the poll-driven or short interrupt modes, this function handles the protocol decoding and execution (see *Driver interrupt modes*). In the poll-driven mode, this function also handles the communication interface with the PC. Typically, the *FMSTR\_Poll* function is called during the "idle" time in the main application task loop.

To prevent the receive data overflow (loss) on a serial interface, make sure that the FMSTR\_Poll function is called at least once per the time calculated as:

N \* Tchar

where:

- *N* is equal to the length of the receive FIFO queue (configured by the FM-STR\_COMM\_RQUEUE\_SIZE macro). *N* is 1 for the poll-driven mode.
- *Tchar* is the character time, which is the time needed to transmit or receive a single byte over the SCI line.

**Note:** In the long interrupt mode, this function typically compiles as an empty function and can still be called. It is worthwhile to call this function regardless of the interrupt mode used in the application. This approach enables a convenient switching between the different interrupt modes only by changing the configuration macros in the *freemaster\_cfg.h* file.

# FMSTR\_SerialIsr / FMSTR\_CanIsr

#### **Prototype**

void FMSTR\_SerialIsr(void); void FMSTR\_CanIsr(void);

- Declaration: freemaster.h
- Implementation: *hw-specific low-level driver C file*

**Description** This function contains the interrupt-processing code of the FreeMASTER driver. In long or short interrupt modes (see *Driver interrupt modes*), this function must be called from the application interrupt service routine registered for the communication interrupt vector. On platforms where the communication module uses multiple interrupt vectors, the application should register a handler for all vectors and call this function at each interrupt.

**Note:** In a poll-driven mode, this function is compiled as an empty function and does not have to be used.

# **Recorder API**

# FMSTR\_RecorderCreate

# Prototype

FMSTR\_BOOL FMSTR\_RecorderCreate(FMSTR\_INDEX recIndex, FMSTR\_REC\_BUFF\* buffCfg);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_rec.c*

**Description** This function registers a recorder instance and enables it to be used by the PC Host tool. Call this function for all recorder instances from 0 to the maximum number defined by the FMSTR\_USE\_RECORDER configuration option (minus one). An exception to this requirement is the recorder of instance 0 which may be automatically configured by FM-STR\_Init when the *freemaster\_cfg.h* configuration file defines the *FMSTR\_REC\_BUFF\_SIZE* and *FMSTR\_REC\_TIMEBASE* options.

For more information, see *Configurable items*.

#### FMSTR\_Recorder

#### Prototype

void FMSTR\_Recorder(FMSTR\_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster\_rec.c*

**Description** This function takes a sample of the variables being recorded using the FreeMAS-TER Recorder instance *recIndex*. If the selected Recorder is not active when the *FMSTR\_Recorder* function is being called, the function returns immediately. When the Recorder is active, the values of the variables being recorded are copied into the recorder buffer and the trigger conditions are evaluated.

If a trigger condition is satisfied, the Recorder enters the post-trigger mode, where it counts down the follow-up samples (number of *FMSTR\_Recorder* function calls) and de-activates the Recorder when the required post-trigger samples are finished.

The *FMSTR\_Recorder* function is typically called in the timer or PWM interrupt service routines. This function can also be called in the application main loop (for testing purposes).

# FMSTR\_RecorderTrigger

# Prototype

void FMSTR\_RecorderTrigger(FMSTR\_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster\_rec.c*

**Description** This function forces the Recorder trigger condition to happen, which causes the Recorder to be automatically deactivated after the post-trigger samples are sampled. Use this function in the application code for programmatic control over the Recorder triggering. This can be useful when a more complex triggering conditions need to be used.

**Fast Recorder API** The Fast Recorder feature is not available in the FreeMASTER driver version 3. This feature was heavily dependent on the target platform and it was only available for the 56F8xxxx DSCs.

**TSA Tables** When the TSA is enabled in the FreeMASTER driver configuration file (by setting the FMSTR\_USE\_TSA macro to a non-zero value), it defines the so-called TSA tables in the application. This section describes the macros that must to be used to define the TSA tables.

There can be any number of TSA tables spread across the application source files. There must be always exactly one TSA Table List defined, which informs the FreeMASTER driver about the active TSA tables.

When there is at least one TSA table and one TSA Table List defined in the application, the TSA information automatically appears in the FreeMASTER symbols list. The symbols can then be used to create FreeMASTER variables for visualization or control.

**TSA table definition** The TSA table describes the static or global variables together with their address, size, type, and access-protection information. If the TSA-described variables are of a structure type, the TSA table may also describe this type and provide an access to the individual structure members of the variable.

The TSA table definition begins with the FMSTR\_TSA\_TABLE\_BEGIN macro with a *table\_id* identifying the table. The *table\_id* shall be a valid C-langiage symbol.

 $FMSTR\_TSA\_TABLE\_BEGIN(table\_id)$ 

After this opening macro, the TSA descriptors are placed using these macros:

```
/* Adding variable descriptors */
FMSTR_TSA_RW_VAR(name, type) /* read/write variable entry */
FMSTR_TSA_RO_VAR(name, type) /* read-only variable entry */
/* Description of complex data types */
FMSTR_TSA_STRUCT(struct_name) /* structure or union type entry */
FMSTR_TSA_MEMBER(struct_name, member_name, type) /* structure member entry */
/* Memory blocks */
FMSTR_TSA_RW_MEM(name, type, address, size) /* read/write memory block */
FMSTR_TSA_RO_MEM(name, type, address, size) /* read-only memory block */
```

The table is closed using the FMSTR\_TSA\_TABLE\_END macro:

FMSTR\_TSA\_TABLE\_END()

**TSA descriptor parameters** The TSA descriptor macros accept these parameters:

- *name* variable name. The variable must be defined before the TSA descriptor references it.
- *type* variable or member type. Only one of the pre-defined type constants may be used (see below).
- *struct\_name* structure type name. The type must be defined (typedef) before the TSA descriptor references it.

• *member\_name* — structure member name.

**Note:** The structure member descriptors (FMSTR\_TSA\_MEMBER) must immediately follow the parent structure descriptor (FMSTR\_TSA\_STRUCT) in the table.

**Note:** To write-protect the variables in the FreeMASTER driver (FMSTR\_TSA\_RO\_VAR), enable the TSA-Safety feature in the configuration file.

**TSA variable types** The table lists *type* identifiers which can be used in TSA descriptors:

Constant	Description
FMSTR_TSA_UINTn	Unsigned integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_SINT <i>n</i>	Signed integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_FRACn	Fractional number of size <i>n</i> bits (n=16,32,64).
FMSTR_TSA_FRAC_Q( <i>m</i> , <i>n</i> )	Signed fractional number in general Q form (m+n+1 total bits)
FMSTR_TSA_FRAC_UQ( <i>m</i> , <i>n</i> )	Unsigned fractional number in general UQ form (m+n total bits)
FMSTR_TSA_FLOAT	4-byte standard IEEE floating-point type
FMSTR_TSA_DOUBLE	8-byte standard IEEE floating-point type
FMSTR_TSA_POINTER	Generic pointer type defined (platform-specific 16 or 32 bit)
FM- STR_TSA_USERTYPE(name)	Structure or union type declared with FMSTR_TSA_STRUCT record

**TSA table list** There shall be exactly one TSA Table List in the application. The list contains one entry for each TSA table defined anywhere in the application.

The TSA Table List begins with the FMSTR\_TSA\_TABLE\_LIST\_BEGIN macro and continues with the TSA table entries for each table.

FMSTR\_TSA\_TABLE\_LIST\_BEGIN()

FMSTR\_TSA\_TABLE(table\_id) FMSTR\_TSA\_TABLE(table\_id2) FMSTR\_TSA\_TABLE(table\_id3)

The list is closed with the FMSTR\_TSA\_TABLE\_LIST\_END macro:

FMSTR\_TSA\_TABLE\_LIST\_END()

**TSA Active Content entries** FreeMASTER v2.0 and higher supports TSA Active Content, enabling the TSA tables to describe the memory-mapped files, virtual directories, and URL hyperlinks. FreeMASTER can access such objects similarly to accessing the files and folders on the local hard drive.

With this set of TSA entries, the FreeMASTER pages can be embedded directly into the target MCU flash and accessed by FreeMASTER directly over the communication line. The HTML-coded pages rendered inside the FreeMASTER window can access the TSA Active Content resources using a special URL referencing the *fmstr:* protocol.

This example provides an overview of the supported TSA Active Content entries:

```
FMSTR_TSA_TABLE_BEGIN(files_and_links)
```

```
/* Directory entry applies to all subsequent MEMFILE entries */
FMSTR_TSA_DIRECTORY("/text_files") /* entering a new virtual directory */
```

(continues on next page)

(continued from previous page)

/\* The readme.txt file will be accessible at the fmstr://text\_files/readme.txt URL \*/ FMSTR\_TSA\_MEMFILE("readme.txt", readme\_txt, sizeof(readme\_txt)) /\* memory-mapped file \*/

/\* Files can also be specified with a full path so the DIRECTORY entry does not apply \*/ FMSTR\_TSA\_MEMFILE("/index.htm", index, sizeof(index)) /\* memory-mapped file \*/ FMSTR\_TSA\_MEMFILE("/prj/demo.pmp", demo\_pmp, sizeof(demo\_pmp)) /\* memory-mapped file \*/

/\* Hyperlinks can point to a local MEMFILE object or to the Internet \*/ FMSTR\_TSA\_HREF("Board's Built-in Welcome Page", "/index.htm") FMSTR\_TSA\_HREF("FreeMASTER Home Page", "http://www.nxp.com/freemaster")

/\* Project file links simplify opening the projects from any URLs \*/ FMSTR\_TSA\_PROJECT("Demonstration Project (embedded)", "/prj/demo.pmp") FMSTR\_TSA\_PROJECT("Full Project (online)", "http://mycompany.com/prj/demo.pmp")

FMSTR\_TSA\_TABLE\_END()

#### TSA API

#### FMSTR\_SetUpTsaBuff

#### Prototype

FMSTR\_BOOL FMSTR\_SetUpTsaBuff(FMSTR\_ADDR buffAddr, FMSTR\_SIZE buffSize);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_tsa.c*

#### Arguments

- *buffAddr* [in] address of the memory buffer for the dynamic TSA table
- *buffSize* [in] size of the memory buffer which determines the maximum number of TSA entries to be added in the runtime

**Description** This function must be used to assign the RAM memory buffer to the TSA subsystem when FMSTR\_USE\_TSA\_DYNAMIC is enabled. The memory buffer is then used to store the TSA entries added dynamically to the runtime TSA table using the FMSTR\_TsaAddVar function call. The runtime TSA table is processed by the FreeMASTER PC Host tool along with all static tables as soon as the communication port is open.

The size of the memory buffer determines the number of TSA entries that can be added dynamically. Depending on the MCU platform, one TSA entry takes either 8 or 16 bytes.

#### FMSTR\_TsaAddVar

#### Prototype

```
FMSTR_BOOL FMSTR_TsaAddVar(FMSTR_TSATBL_STRPTR tsaName, FMSTR_TSATBL_STRPTR

→ tsaType,

FMSTR_TSATBL_VOIDPTR varAddr, FMSTR_SIZE32 varSize,

FMSTR_SIZE flags);
```

• Declaration: *freemaster.h* 

• Implementation: *freemaster\_tsa.c* 

#### Arguments

- *tsaName* [in] name of the object
- *tsaType* [in] name of the object type
- varAddr [in] address of the object
- varSize [in] size of the object
- *flags* [in] access flags; a combination of these values:
  - *FMSTR\_TSA\_INFO\_RO\_VAR* read-only memory-mapped object (typically a variable)
  - FMSTR\_TSA\_INFO\_RW\_VAR read/write memory-mapped object
  - *FMSTR\_TSA\_INFO\_NON\_VAR* other entry, describing structure types, structure members, enumerations, and other types

**Description** This function can be called only when the dynamic TSA table is enabled by the FMSTR\_USE\_TSA\_DYNAMIC configuration option and when the FMSTR\_SetUpTsaBuff function call is made to assign the dynamic TSA table memory. This function adds an entry into the dynamic TSA table. It can be used to register a read-only or read/write memory object or describe an item of the user-defined type.

See *TSA table definition* for more details about the TSA table entries.

#### **Application Commands API**

#### FMSTR\_GetAppCmd

#### Prototype

FMSTR\_APPCMD\_CODE FMSTR\_GetAppCmd(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

**Description** This function can be used to detect if there is an Application Command waiting to be processed by the application. If no command is pending, this function returns the FM-STR\_APPCMDRESULT\_NOCMD constant. Otherwise, this function returns the code of the Application Command that must be processed. Use the FMSTR\_AppCmdAck call to acknowledge the Application Command after it is processed and to return the appropriate result code to the host.

The FMSTR\_GetAppCmd function does not report the commands for which a callback handler function exists. If the FMSTR\_GetAppCmd function is called when a callback-registered command is pending (and before it is actually processed by the callback function), this function returns FMSTR\_APPCMDRESULT\_NOCMD.

#### FMSTR\_GetAppCmdData

#### Prototype

FMSTR\_APPCMD\_PDATA FMSTR\_GetAppCmdData(FMSTR\_SIZE\* dataLen);

- Declaration: freemaster.h
- Implementation: *freemaster\_appcmd.c*

#### Arguments

• *dataLen* [out] - pointer to the variable that receives the length of the data available in the buffer. It can be NULL when this information is not needed.

**Description** This function can be used to retrieve the Application Command data when the application determines that an Application Command is pending (see *FMSTR\_GetAppCmd*).

There is just a single buffer to hold the Application Command data (the buffer length is FM-STR\_APPCMD\_BUFF\_SIZE bytes). If the data are to be used in the application after the command is processed by the FMSTR\_AppCmdAck call, copy the data out to a private buffer.

#### FMSTR\_AppCmdAck

#### Prototype

void FMSTR\_AppCmdAck(FMSTR\_APPCMD\_RESULT resultCode);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

• *resultCode* [in] - the result code which is to be returned to FreeMASTER

**Description** This function is used when the Application Command processing finishes in the application. The resultCode passed to this function is returned back to the host and the driver is re-initialized to expect the next Application Command.

After this function is called and before the next Application Command arrives, the return value of the FMSTR\_GetAppCmd function is FMSTR\_APPCMDRESULT\_NOCMD.

#### FMSTR\_AppCmdSetResponseData

#### Prototype

 $void\ FMSTR\_AppCmdSetResponseData(FMSTR\_ADDR\ resultDataAddr,\ FMSTR\_SIZE\ resultDataLen);$ 

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

- *resultDataAddr* [in] pointer to the data buffer that is to be copied to the Application Command data buffer
- *resultDataLen* [in] length of the data to be copied. It must not exceed the FM-STR\_APPCMD\_BUFF\_SIZE value.

**Description** This function can be used before the Application Command processing finishes, when there are data to be returned back to the PC.

The response data buffer is copied into the Application Command data buffer, from where it is accessed when the host requires it. Do not use FMSTR\_GetAppCmdData and the data buffer after FMSTR\_AppCmdSetResponseData is called.

**Note:** The current version of FreeMASTER does not support the Application Command response data.

#### FMSTR\_RegisterAppCmdCall

#### Prototype

 $\label{eq:str_bound} FMSTR\_BOOL\ FMSTR\_RegisterAppCmdCall(FMSTR\_APPCMD\_CODE\ appCmdCode,\ FMSTR\_opPCMDFUNC\ callbackFunc);$ 

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

- appCmdCode [in] the Application Command code for which the callback is to be registered
- *callbackFunc* [in] pointer to the callback function that is to be registered. Use NULL to unregister a callback registered previously with this Application Command.

**Return value** This function returns a non-zero value when the callback function was successfully registered or unregistered. It can return zero when trying to register a callback function for more than FMSTR\_MAX\_APPCMD\_CALLS different Application Commands.

**Description** This function can be used to register the given function as a callback handler for the Application Command. The Application Command is identified using single-byte code. The callback function is invoked automatically by the FreeMASTER driver when the protocol decoder obtains a request to get the application command result code.

The prototype of the callback function is

FMSTR\_APPCMD\_RESULT HandlerFunction(FMSTR\_APPCMD\_CODE nAppcmd, FMSTR\_APPCMD\_PDATA pData, FMSTR\_SIZE nDataLen);

Where:

- nAppcmd -Application Command code
- *pData*—points to the Application Command data received (if any)
- *nDataLen*—information about the Application Command data length

The return value of the callback function is used as the Application Command Result Code and returned to FreeMASTER.

**Note:** The FMSTR\_MAX\_APPCMD\_CALLS configuration macro defines how many different Application Commands may be handled by a callback function. When FMSTR\_MAX\_APPCMD\_CALLS is undefined or defined as zero, the FMSTR\_RegisterAppCmdCall function always fails.

#### **Pipes API**

#### FMSTR\_PipeOpen

#### Prototype

```
{\rm FMSTR\_HPIPE\ FMSTR\_PipeOpen(FMSTR\_PIPE\_PORT\ pipePort,\ FMSTR\_PPIPEFUNC\ pipeCallback,}
```

FMSTR\_ADDR pipeRxBuff, FMSTR\_PIPE\_SIZE pipeRxSize, FMSTR\_ADDR pipeTxBuff, FMSTR\_PIPE\_SIZE pipeTxSize, FMSTR\_U8 type, const FMSTR\_CHAR \*name);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

- pipePort [in] port number that identifies the pipe for the client
- *pipeCallback* [in] pointer to the callback function that is called whenever a pipe data status changes
- pipeRxBuff [in] address of the receive memory buffer
- pipeRxSize [in] size of the receive memory buffer
- *pipeTxBuff* [in] address of the transmit memory buffer
- *pipeTxSize* [in] size of the transmit memory buffer
- *type* [in] a combination of FMSTR\_PIPE\_MODE\_xxx and FMSTR\_PIPE\_SIZE\_xxx constants describing primary pipe data format and usage. This type helps FreeMASTER decide how to access the pipe by default. Optional, use 0 when undetermined.
- *name* [in] user name of the pipe port. This name is visible to the FreeMASTER user when creating the graphical pipe interface.

**Description** This function initializes a new pipe and makes it ready to accept or send the data to the PC Host client. The receive memory buffer is used to store the received data before they are read out by the FMSTR\_PipeRead call. When this buffer gets full, the PC Host client denies the data transmission into this pipe until there is enough free space again. The transmit memory buffer is used to store the data transmitted by the application to the PC Host client using the FMSTR\_PipeWrite call. The transmit buffer can get full when the PC Host is disconnected or when it is slow in receiving and reading out the pipe data.

The function returns the pipe handle which must be stored and used in the subsequent calls to manage the pipe object.

The callback function (if specified) is called whenever new data are received through the pipe and available for reading. This callback is also called when the data waiting in the transmit buffer are successfully pushed to the PC Host and the transmit buffer free space increases. The prototype of the callback function provided by the user application must be as follows. The *PipeHandler* name is only a placeholder and must be defined by the application. void PipeHandler(FMSTR\_HPIPE pipeHandle);

#### FMSTR\_PipeClose

#### Prototype

void FMSTR\_PipeClose(FMSTR\_HPIPE pipeHandle);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

• pipeHandle [in] - pipe handle returned from the FMSTR\_PipeOpen function call

**Description** This function de-initializes the pipe object. No data can be received or sent on the pipe after this call.

#### FMSTR\_PipeWrite

#### Prototype

FMSTR\_PIPE\_SIZE FMSTR\_PipeWrite(FMSTR\_HPIPE pipeHandle, FMSTR\_ADDR pipeData, FMSTR\_PIPE\_SIZE pipeDataLen, FMSTR\_PIPE\_SIZE writeGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

- *pipeHandle* [in] pipe handle returned from the FMSTR\_PipeOpen function call
- pipeData [in] address of the data to be written
- *pipeDataLen* [in] length of the data to be written
- writeGranularity [in] size of the minimum unit of data which is to be written

**Description** This function puts the user-specified data into the pipe's transmit memory buffer and schedules it for transmission. This function returns the number of bytes that were successfully written into the buffer. This number may be smaller than the number of the requested bytes if there is not enough free space in the transmit buffer.

The *writeGranularity* argument can be used to split the data into smaller chunks, each of the size given by the *writeGranularity* value. The FMSTR\_PipeWrite function writes as many data chunks as possible into the transmit buffer and does not attempt to write an incomplete chunk. This feature can prove to be useful to avoid the intermediate caching when writing an array of integer values or other multi-byte data items. When making the nGranularity value equal to the nLength value, all data are considered as one chunk which is either written successfully as a whole or not at all. The nGranularity value of 0 or 1 disables the data-chunk approach.

#### FMSTR\_PipeRead

#### Prototype

FMSTR\_PIPE\_SIZE FMSTR\_PipeRead(FMSTR\_HPIPE pipeHandle, FMSTR\_ADDR pipeData, FMSTR\_PIPE\_SIZE pipeDataLen, FMSTR\_PIPE\_SIZE readGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

- pipeHandle [in] pipe handle returned from the FMSTR\_PipeOpen function call
- pipeData [in] address of the data buffer to be filled with the received data
- *pipeDataLen* [in] length of the data to be read
- readGranularity [in] size of the minimum unit of data which is to be read

**Description** This function copies the data received from the pipe from its receive buffer to the user buffer for further processing. The function returns the number of bytes that were successfully copied to the buffer. This number may be smaller than the number of the requested bytes if there is not enough data bytes available in the receive buffer.

The readGranularity argument can be used to copy the data in larger chunks in the same way as described in the FMSTR\_PipeWrite function.

**API data types** This section describes the data types used in the FreeMASTER driver. The information provided here can be useful when modifying or porting the FreeMASTER Communication Driver to new NXP platforms.

**Note:** The licensing conditions prohibit use of FreeMASTER and the FreeMASTER Communication Driver with non-NXP MPU or MCU products.

**Public common types** The table below describes the public data types used in the FreeMASTER driver API calls. The data types are declared in the *freemaster.h* header file.

Type name	Description
FM-	Data type used to hold the memory address. On most platforms, this is normally
STR_ADDR	a C-pointer, but it may also be a pure integer type.
For exam-	
ple, this	
type is defined as	
long inte-	
ger on the	
56F8xxx	
platform	
where the 24-bit	
addresses	
must be	
supported,	
but the	
C-pointer may be	
may be only 16	
bits wide	
in some	
compiler	
configura- tions.	
<i>FM-</i>	Data type used to hold the memory block size.
STR_SIZE	
It is re-	
quired that this	
that this type is un-	
signed and	
at least 16	
bits wide	
integer. <i>FM-</i>	Data type used as a general boolean type.
STR_BOOL	Data type used as a general boolean type.
This type	
is used	
only in	
zero/non- zero con-	
ditions in	
the driver	
code.	
FM- STD ADDCM	Data type used to hold the Application Command code.
<i>STR_APPCM.</i> Generally,	
this is an	
unsigned	
8-bit value.	Data type wood to expect the Anglication Common dubte by fin
FM- STR_APPCM.	Data type used to create the Application Command data buffer.
Generally,	
this is an	
unsigned	
8-bit value.	Data transmost to hold the Application Common description le
FM- <u>STR_APPCM</u>	Data type used to hold the Application Command result code.
<b>292</b> Generally,	Chapter 3. Middleware
this is an	
unsigned	
8-bit value.	

**Public TSA types** The table describes the TSA-specific public data types. These types are declared in the *freemaster\_tsa.h* header file, which is included in the user application indirectly by the *freemaster.h* file.

FM- STR TSA TII	Data type used to hold a descriptor index in the TSA table or a table index in the list of TSA tables.
By default, this is	
defined	
as FM- STR_SIZE.	
FM- STR_TSA_TS	Data type used to hold a memory block size, as used in the TSA descriptors.
By default, this is	
defined	
as FM- STR_SIZE.	

Public Pipes types The table describes the data types used by the FreeMASTER Pipes API:

FM- STR_HPIPE	Pipe handle that identifies the open-pipe object.
Generally, this is a pointer to a void	
type.	
FM- STR_PIPE_P(	Integer type required to hold at least 7 bits of data.
Generally, this is an unsigned 8-bit or 16-bit type.	
FM- STR_PIPE_SI	Integer type required to hold at least 16 bits of data.
This is used to store the data buffer sizes.	
FM- STR PPIPEF	Pointer to the pipe handler function.
See FM- STR_PipeOpe for more	
details.	

**Internal types** The table describes the data types used internally by the FreeMASTER driver. The data types are declared in the platform-specific header file and they are not available in the application code.

FMSTR_U8	The smallest memory entity.
On the vast	
majority of	
platforms,	
this is an	
unsigned 8-bit inte-	
ger.	
On the	
56F8xx	
DSP plat-	
form, this	
is defined	
as an un-	
signed 16-bit inte-	
ger.	
FM-	Unsigned 16-bit integer.
STR_U16	
FM-	Unsigned 32-bit integer.
STR_U32	Signed 8 hit integen
FMSTR_S8 FM-	Signed 8-bit integer. Signed 16-bit integer.
STR_S16	Signed 10-bit integet.
FM-	Signed 32-bit integer.
STR_S32	
FM-	4-byte standard IEEE floating-point type.
STR_FLOAT	Dete true forming a union with a structure of flag hit folds
FM- STR_FLAGS	Data type forming a union with a structure of flag bit-fields.
<i>FM</i> -	Data type holding a general size value, at least 8 bits wide.
STR_SIZE8	
FM-	General for-loop index. Must be signed, at least 16 bits wide.
STR_INDEX	
FM- STR BCHR	A single character in the communication buffer.
Typically,	
this is	
an 8-bit	
unsigned	
integer,	
except for	
the DSP platforms	
where it	
is a 16-bit	
integer.	
FM-	A pointer to the communication buffer (an array of FMSTR_BCHR).
STR_BPTR	

#### **Document references**

#### Links

• This document online: https://mcuxpresso.nxp.com/mcuxsdk/latest/html/middleware/ freemaster/doc/index.html

- FreeMASTER tool home: www.nxp.com/freemaster
- FreeMASTER community area: community.nxp.com/community/freemaster
- FreeMASTER GitHub code repo: https://github.com/nxp-mcuxpresso/mcux-freemaster
- MCUXpresso SDK home: www.nxp.com/mcuxpresso
- MCUXpresso SDK builder: mcuxpresso.nxp.com/en

#### Documents

- FreeMASTER Usage Serial Driver Implementation (document AN4752)
- Integrating FreeMASTER Time Debugging Tool With CodeWarrior For Microcontrollers v10.X Project (document AN4771)
- Flash Driver Library For MC56F847xx And MC56F827xx DSC Family (document AN4860)

**Revision history** This Table summarizes the changes done to this document since the initial release.

Revi- sion	Date	Description
1.0	03/2006	Limited initial release
2.0	09/2007	Updated for FreeMASTER version. New Freescale doc- ument template used.
2.1	12/2007	Added description of the new Fast Recorder feature and its API.
2.2	04/2010	Added support for MPC56xx platform, Added new API for use CAN interface.
2.3	04/2011	Added support for Kxx Kinetis platform and MQX oper- ating system.
2.4	06/2011	Serial driver update, adds support for USB CDC inter- face.
2.5	08/2011	Added Packet Driven BDM interface.
2.7	12/2013	Added FLEXCAN32 interface, byte access and isr call- back configuration option.
2.8	06/2014	Removed obsolete license text, see the software pack- age content for up-to-date license.
2.9	03/2015	Update for driver version 1.8.2 and 1.9: FreeMAS- TER Pipes, TSA Active Content, LIN Transport Layer support, DEBUG-TX communication troubleshooting, Kinetis SDK support.
3.0	08/2016	Update for driver version 2.0: Added support for MPC56xx, MPC57xx, KEAxx and S32Kxx platforms. New NXP document template as well as new license agreement used. added MCAN interface. Folders structure at the installation destination was rearranged.
4.0	04/2019	Update for driver released as part of FreeMASTER v3.0 and MCUXpresso SDK 2.6. Updated to match new V4 serial communication protocol and new configuration options. This version of the document removes sub- stantial portion of outdated information related to S08, S12, ColdFire, Power and other legacy platforms.
4.1	04/2020	Minor update for FreeMASTER driver included in MCUXpresso SDK 2.8.
4.2	09/2020	Added example applications description and informa- tion about the MCUXpresso Config Tools. Fixed the pipe-related API description.
4.3	10/2024	Added description of Network and Segger J-Link RTT in- terface configuration. Accompanying the MCUXpresso SDK version 24.12.00.
4.4	04/2025	Added Zephyr-specific information. Accompanying the MCUXpresso SDK version 25.06.00.

## **Chapter 4**

# RTOS

## 4.1 FreeRTOS

## 4.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

FreeRTOS kernel for MCUXpresso SDK Readme

FreeRTOS kernel for MCUXpresso SDK ChangeLog

FreeRTOS kernel Readme

## 4.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

## 4.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

## Readme

## 4.1.4 corehttp

C language HTTP client library designed for embedded platforms.

## 4.1.5 corejson

JSON parser.

Readme

## 4.1.6 coremqtt

MQTT publish/subscribe messaging library.

## 4.1.7 coremqtt-agent

The coreMQTT Agent library is a high level API that adds thread safety to the coreMQTT library.

#### Readme

## 4.1.8 corepkcs11

PKCS #11 key management library.

#### Readme

## 4.1.9 freertos-plus-tcp

Open source RTOS FreeRTOS Plus TCP.

#### Readme