



NXP Jul 17, 2025

# **Table of contents**

1	LPC	Xpresso51U68 3
	1.1	Överview
	1.2	Getting Started with MCUXpresso SDK Package 3
		1.2.1 Getting Started with Package 3
	1.3	Getting Started with MCUXpresso SDK GitHub
		1.3.1 Getting Started with MCUXpresso SDK Repository
	1.4	Release Notes
		1.4.1 MCUXpresso SDK Release Notes
	1.5	ChangeLog
		1.5.1 MCUXpresso SDK Changelog
	1.6	Driver API Reference Manual
	1.7	Middleware Documentation
	1.7	1.7.1 FreeMASTER
		1.7.2 FreeRTOS
		1.7.2 IICCRI05
2	LPC	51U68 89
	2.1	Clock Driver
	2.2	CRC: Cyclic Redundancy Check Driver 109
	2.3	CTIMER: Standard counter/timers
	2.4	DMA: Direct Memory Access Controller Driver
	2.5	FLASHIAP: Flash In Application Programming Driver
	2.6	FLEXCOMM: FLEXCOMM Driver
	2.7	FLEXCOMM Driver
	2.8	FMEAS: Frequency Measure Driver
	2.9	GINT: Group GPIO Input Interrupt Driver
		I2C: Inter-Integrated Circuit Driver
		I2C DMA Driver
		I2C Driver
		I2C Master Driver
		I2C Master Driver
		I2S: I2S Driver
		I2S DMA Driver
		I2S Driver
		IAP: In Application Programming Driver
		INPUTMUX: Input Multiplexing Driver
		Common Driver
		ADC: 12-bit SAR Analog-to-Digital Converter Driver
		GPIO: General Purpose I/O
		IOCON: I/O pin configuration
		MRT: Multi-Rate Timer
		PINT: Pin Interrupt and Pattern Match Driver
		Power Driver
		Reset Driver
		RTC: Real Time Clock
		SCTimer: SCTimer/PWM (SCT)
	2.30	SPI: Serial Peripheral Interface Driver

	2.31	SPI DMA	Driver											• •		•		•		264
	2.32	SPI Drive	er															•		268
	2.33	USART: U	J <mark>niversal Sy</mark> r	nchrono	us/Asy	nchro	onous	Rec	eive	r/T	ran	smi	tte	r Di	riv	er		•		276
	2.34	USART D	MA Driver .																	276
			river																	
	2.36	UTICK: N	lictoTick Tin	ner Driv	er															295
			Windowed W																	
3	Mide	dleware																		301
	3.1	Motor Co	ntrol															•		301
		3.1.1 F	reeMASTER			• • • •		••	•••	•••	•••	•••	•••	•••		•	•••	•	•••	301
4	RTO	S																		339
4	<b>RTO</b> 4.1		S															•		
4		FreeRTO	S reeRTOS ker																	339
4		FreeRTO 4.1.1 F		nel														•	•••	339 339
4		FreeRTO 4.1.1 F 4.1.2 F	reeRTOS ker	nel vers		•••	 	· ·	· · ·	· ·	· ·	 	 	· ·	•••	•	 	•	· ·	339 339 345
4		FreeRTO 4.1.1 F 4.1.2 F 4.1.3 b	reeRTOS ker reeRTOS driv	nel vers thm	· · · · ·	••••	  	  	  	  	  	  	•••	•••	  	•	  	•	  	339 339 345 345
4		FreeRTO           4.1.1         F           4.1.2         F           4.1.3         b           4.1.4         c	reeRTOS ker reeRTOS driv ackoffalgorit orehttp	nel vers thm	· · · · ·	· · · ·	  	· · · · · ·	· · · ·	· · · · · · · · · · · · · · · · · · ·	  	· · ·	  	  	  		  	•	· ·	339 339 345 345 345 348
4		FreeRTO           4.1.1         F           4.1.2         F           4.1.3         b           4.1.4         co           4.1.5         co	reeRTOS ker reeRTOS driv ackoffalgorit	nel vers thm	· · · · ·		· · · · ·	   	   	· · · · · ·	· · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·		  	•	· · ·	339 339 345 345 348 350
4		FreeRTO         4.1.1       F         4.1.2       F         4.1.3       b         4.1.4       c         4.1.5       c         4.1.6       c	reeRTOS ker reeRTOS driv ackoffalgorit orehttp orejson	nel vers thm	· · · · ·		· · · · ·	· · · · · · ·	· · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · ·		   	•	· · ·	339 339 345 345 345 348 350 353
4		FreeRTO         4.1.1       F         4.1.2       F         4.1.3       b         4.1.4       co         4.1.5       co         4.1.6       co         4.1.7       co	reeRTOS ker reeRTOS driv ackoffalgorit orehttp orejson oregson	nel vers thm   nt	· · · · ·		· · · · ·	· · · · · · · · ·	· · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	<ul> <li>.</li> <li>.&lt;</li></ul>	· · · · · · · · · · · · · · · · · · ·	<ul> <li>.</li> <li>.&lt;</li></ul>	· · · · · · · · · · ·		· · · · · ·	• •	· · ·	339 339 345 345 345 348 350 353 356
4		FreeRTO         4.1.1       F         4.1.2       F         4.1.3       b         4.1.4       co         4.1.5       co         4.1.6       co         4.1.7       co         4.1.8       co	reeRTOS ker reeRTOS driv ackoffalgorit orehttp orejson oremqtt oremqtt-ager	nel	· · · · ·		· · · · ·	· · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · ·	<ul> <li>.</li> <li>.&lt;</li></ul>	· · · · · · · · · · · ·	<ul> <li>.</li> <li>.&lt;</li></ul>	· · · · · · · · · · · · · · · · · · ·		    	•	· · · · · · · · ·	339 339 345 345 345 348 350 353 356 360

This documentation contains information specific to the lpcxpresso51u68 board.

# **Chapter 1**

# LPCXpresso51U68

# 1.1 Overview

The LPCXpresso family of boards provides a powerful and flexible development system for NXP's Cortex-M MCUs. The LPCXpresso51U68 board has been developed by NXP to enable evaluation of and prototyping with the LPC51U68 family of MCUs and its low power features make it as easy as possible to get started with your project. LPCXpresso is a low-cost development platform available from NXP supporting NXP's ARM-based microcontrollers. The platform is comprised of a simplified Eclipse-based IDE and low-cost target boards which include an attached JTAG debugger. LPCXpresso is an end-to-end solution enabling embedded engineers to develop their applications from initial evaluation to final production.

0	Aller Labell	

MCU device and part on board is shown below:

- Device: LPC51U68
- PartNumber: LPC51U68JBD64

# 1.2 Getting Started with MCUXpresso SDK Package

# 1.2.1 Getting Started with Package

#### **Overview**

The NXP MCUXpresso software and tools offer comprehensive development solutions designed to optimize, ease and help accelerate embedded system development of applications based on general purpose, crossover and Bluetooth<sup>™</sup>-enabled MCUs from NXP. The MCUXpresso SDK includes a flexible set of peripheral drivers designed to speed up and simplify development of embedded applications. Along with the peripheral drivers, the MCUXpresso SDK provides an extensive and rich set of example applications covering everything from basic peripheral use case examples to full demo applications. The MCUXpresso SDK contains optional RTOS integrations such as FreeRTOS and Azure RTOS,a USB host and device stack, and various other middleware to support rapid development.

For supported toolchain versions, see *MCUXpresso SDK Release Notes for LPCXpresso51U68* (doc-ument MCUXSDKLPC51U68RN).

For more details about MCUXpresso SDK, see MCUXpresso Software Development Kit (SDK).



# MCUXpresso SDK board support package folders

MCUXpresso SDK board support package provides example applications for NXP development and evaluation boards for Arm® Cortex®-M cores including Freedom, Tower System, and LPCXpresso boards. Board support packages are found inside the top level boards folder and each supported board has its own folder (an MCUXpresso SDK package can support multiple boards). Within each <board\_name> folder, there are various sub-folders to classify the type of examples it contain. These include (but are not limited to):

- cmsis\_driver\_examples: Simple applications intended to show how to use CMSIS drivers.
- demo\_apps: Full-featured applications that highlight key functionality and use cases of the target MCU. These applications typically use multiple MCU peripherals and may leverage stacks and middleware.
- driver\_examples: Simple applications that show how to use the MCUXpresso SDK's peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI conversion using DMA).
- emwin\_examples: Applications that use the emWin GUI widgets.
- rtos\_examples: Basic FreeRTOSTM OS examples that show the use of various RTOS objects (semaphores, queues, and so on) and interfaces with the MCUXpresso SDK's RTOS drivers
- usb\_examples: Applications that use the USB host/device/OTG stack.

**Example application structure** This section describes how the various types of example applications interact with the other components in the MCUXpresso SDK. To get a comprehensive understanding of all MCUXpresso SDK components and folder structure, see *MCUXpresso SDK API Reference Manual*.

Each <code><board\_name></code> folder in the boards directory contains a comprehensive set of examples that are relevant to that specific piece of hardware. Although we use the <code>hello\_world</code> example (part of the <code>demo\_apps</code> folder), the same general rules apply to any type of example in the <code><board\_name></code> folder.

In the hello\_world application folder you see the following contents:



All files in the application folder are specific to that example, so it is easy to copy and paste an existing example to start developing a custom application based on a project provided in the MCUXpresso SDK.

Parent topic:MCUXpresso SDK board support package folders

**Locating example application source files** When opening an example application in any of the supported IDEs, a variety of source files are referenced. The MCUXpresso SDK devices folder is the central component to all example applications. It means the examples reference the same source files and, if one of these files is modified, it could potentially impact the behavior of other examples.

The main areas of the MCUXpresso SDK tree used in all example applications are:

- $\rm devices/<device\_name>:$  The device's CMSIS header file, MCUX presso SDK feature file and a few other files
- devices/<device\_name>/cmsis\_drivers: All the CMSIS drivers for your specific MCU
- devices/<device\_name>/drivers: All of the peripheral drivers for your specific MCU
- $devices/<device_name>/<tool_name>:$  Toolchain-specific startup code, including vector table definitions
- $\rm devices/<device\_name>/utilities:$  Items such as the debug console that are used by many of the example applications
- devices\_<br/>devices\_name>/project: Project template used in CMSIS PACK new project creation

For examples containing an RTOS, there are references to the appropriate source code. RTOSes are in the rtos folder. The core files of each of these are shared, so modifying one could have potential impacts on other projects that depend on that file.

Parent topic:MCUXpresso SDK board support package folders

### Run a demo application using IAR

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK. The hello\_world demo application targeted for the LPCXpresso51U68 hardware platform is used as an example, although these steps can be applied to any example application in the MCUXpresso SDK.

Build an example application  $% \mathcal{A} = \mathcal{A} = \mathcal{A} = \mathcal{A}$  Do the following steps to build the  $\mathcal{A} = \mathcal{A} = \mathcal{A}$  build the hello\_world example application.

1. Open the desired demo application workspace. Most example application workspace files can be located using the following path:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/<\!\!example\_type\!>\!/<\!\!application\_name\!>\!/iar$ 

Using the LPCX presso51U68 hardware platform as an example, the  ${\rm hello\_world}$  work space is located in:

 $<\!install\_dir\!>\!/boards/lpcxpresso51U68/demo\_apps/hello\_world/iar/hello\_world.eww$ 

Other example applications may have additional folders in their path.

2. Select the desired build target from the drop-down menu.

For this example, select **hello\_world** – **debug**.

Workspace		×
Debug		-
Debug		
Release		
🗆 🗇 hello_world - Deb	¥	
📙 🛏 🗀 board		
📕 🛏 🗀 doc		
📕 🛏 🗀 drivers		
🛛 🛏 🗀 source		
📕 🛏 🗀 startup		
📕 🛏 🗀 utilities		
📙 🖵 🗀 Output		

3. To build the demo application, click **Make**, highlighted in red in Figure 2.

12 12 😐 🕋 📇 🗶 🗈 (	5	C		< Q.	> \$ 1	e < 😳	> <	<b>0</b> •≡	0	ł
Vorkspace	-	д×								
Debug		•	Ī							
Files	\$	•	]							
🗆 🌒 hello_world - Debug	~									
🕀 🛋 board		•								
- 🕀 🛋 doc										
— 🕀 💼 drivers		•								
- 🕀 🛋 source		•								
- 🖽 🛋 startup		•								
🕀 🖬 utilities		•								
🖵 🖬 🖬 Output										

4. The build completes without errors.

Parent topic:Run a demo application using IAR

**Run an example application** To download and run the application, perform these steps:

- 1. Download and install LPCScrypt or the Windows® operating systems driver for LPCXpresso boards from www.nxp.com/lpcutilities. This installs the required drivers for the board.
- 2. Connect the development platform to your PC via USB cable between the Link2 USB connector (named Link for some boards) and the PC USB connector. If you are connecting for the first time, allow about 30 seconds for the devices to enumerate.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug COM port (to determine the COM port number, see Appendix A). Configure the terminal with these settings:
  - 1. 115200 baud rate (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
  - 2. No parity
  - 3. 8 data bits
  - 4. 1 stop bit

🕵 PuTTY Configuration	? 💌
Putty Configuration     Category:     Session     Logging     Forminal     Keyboard     Bell     Features     Window     Appearance     Behaviour     Translation	Basic options for your PuTTY session         Specify the destination you want to connect to         Serial line       Speed         COM16       115200         Connection type:       Raw         Raw       Telnet       Rlogin         Load, save or delete a stored session       Saved Sessions
Translation Selection Colours Connection Data Proxy Telnet Rlogin	Saved Sessions Debug Default Settings Debug Save Debug
Erial About <u>H</u> elp	Close window on e <u>x</u> it: Always Never Only on clean exit <u>Open</u>

4. In IAR, click the "Download and Debug" button to download the application to the target.



5. The application is then downloaded to the target and automatically runs to the main() function.

**Note:** The application is programmed to the external on board flash, then jumped to SRAM to run

🗅 🗅 🖿 🕋   🖴   🗶 🛍 🗂	C	C	- < Q > \$ 변 < Q > 2 回 [ ] 🗈 🗈 🖉 🖷 🕝 여 🕄 🚚 여 구 변 번 🐿 😐 🗅 구글 🗄 品 👳
Workspace	-	π×	hello_world.c X
Debug		•	main()
Files • hello_world - Debug • thello_world - Debug • the board • the drivers • the drivers • the source • the source	•		41 42 / /**********************************
			<pre>57 /* attach 12 MHz clock to FLEXCOMMO (debug console) */ 58 CLOCK_AttachClk(BOARD_DEBUG_UART_CLK_ATTACH); 59 60 BOARD_InitFins(); 61 BOARD_BootClockFROM(); 62 BOARD_InitDebugConsole(); 62 BOARD_InitDebugConsole(); 63 BOARD_InitDebugConsole(); 64 BOARD_InitDebugConsole(); 65 BOARD_InitDebugConsole(); 66 BOARD_InitDebugConsole(); 67 BOARD_InitDebugConsole(); 68 BOARD_InitDebugConsole(); 69 BOARD_InitDebugConsole(); 60 BOARD_InitDebugConsole(); 60 BOARD_InitDebugConsole(); 61 BOARD_InitDebugConsole(); 62 BOARD_InitDebugConsole(); 63 BOARD_InitDebugConsole(); 64 BOARD_InitDebugConsole(); 65 BOARD_InitDebugConsole(); 66 BOARD_InitDebugConsole(); 66 BOARD_InitDebugConsole(); 67 BOARD_INITDebugConsole(); 68 BOARD_INITDebugConsole(); 68 BOARD_INITDebugConsole(); 69 BOARD_INITDebugConsole(); 60 BOARD_INITDEbugConsole();</pre>

6. Run the code by clicking the "Go" button to start the application.

7. The hello\_world application is now running and a banner is displayed on the terminal. If this does not occur, check your terminal settings and connections.



**Parent topic:***Run a demo application using IAR* 

# Run a demo using Keil® MDK/µVision

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK. The hello\_world demo application targeted for the LPCXpresso51U68 hardware platform is used as an example, although these steps can be applied to any demo or example application in the MCUXpresso SDK.

**Install CMSIS device pack** After the MDK tools are installed, Cortex® Microcontroller Software Interface Standard (CMSIS) device packs must be installed to fully support the device from a debug perspective. These packs include things such as memory map information, register definitions, and flash programming algorithms. Follow these steps to install the appropriate CMSIS pack.

1. Open the MDK IDE, which is called  $\mu$ Vision. In the IDE, select the **Pack Installer** icon.

N	🔀 µVision																	
	File	Edi	t \	/iew	Proj	ect	Flash	De	ebug	Per	riphera	als	Tool	s s	SVCS	Wir	ndov	v
*****	Π	6		Ø	*	E <sub>D</sub>	8	5	6	-	$\Rightarrow$	Pa	12	13	限	÷.		-//
*****	٨					LOAD					[	<b>-</b>	8	÷	5	*	۲	<u> </u>

2. After the installation finishes, close the Pack Installer window and return to the  $\mu\text{V}\textsc{ision}$  IDE.

Parent topic:Run a demo using Keil® MDK/µVision

# Build an example application

1. Open the desired example application workspace in:

<install\_dir>/boards/<board\_name>/\*<example\\_type\>\*/<application\_name>/mdk

The workspace file is named as  $<\!\!{\rm demo\_name}\!>.{\rm uvmpw}.$  For this specific example, the actual path is:

 $<\!\!install\_dir\!>\!/boards/lpcxpresso51U68/demo\_apps/hello\_world/mdk/hello\_world.uvmpw$ 

2. To build the demo project, select **Rebuild**, highlighted in red.



3. The build completes without errors.

Parent topic:Run a demo using Keil® MDK/µVision

**Run an example application** To download and run the application, perform these steps:

- 1. Download and install LPCScrypt or the Windows® operating systems driver for LPCXpresso boards from www.nxp.com/lpcutilities. This installs the required drivers for the board.
- 2. Connect the development platform to your PC via USB cable between the Link2 USB connector and the PC USB connector. If you are connecting for the first time, allow about 30 seconds for the devices to enumerate.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see Appendix A). Configure the terminal with these settings:
  - 1. 115200 baud rate (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
  - 2. No parity
  - 3. 8 data bits

🕵 PuTTY Configuration	? 💌
Category:	Basic options for your PuTTY session
Logging Terminal Keyboard Bell Features Window	Specify the destination you want to connect to         Serial line       Speed         COM16       115200         Connection type:       Raw         Raw       Telnet       Rlogin         SSH       Serial
Appearance     Behaviour     Translation     Selection     Colours     Ornection     Data     Proxy     Telnet     Rlogin     SSH	Load, save or delete a stored session Saved Sessions Debug Default Settings Debug Load Save Debug Debug Debug Debug Debug Debug Debug Debug
Serial	Close window on exit: Always Never Only on clean exit
About <u>Help</u>	<u>Open</u> <u>C</u> ancel

4. To debug the application, click the "Start/Stop Debug Session" button, highlighted in red.



5. Run the code by clicking the "Run" button to start the application.



The hello\_world application is now running and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



Parent topic:Run a demo using Keil® MDK/µVision

# Run a demo using Arm® GCC

This section describes the steps to configure the command line Arm@ GCC tools to build, run, and debug demo applications and necessary driver libraries provided in the MCUXpresso SDK. The hello\_world demo application is targeted for the LPCXpresso51U68 hardware platform which is used as an example.

**Set up toolchain** This section contains the steps to install the necessary components required to build and run an MCUXpresso SDK demo application with the Arm GCC toolchain, as supported by the MCUXpresso SDK. There are many ways to use Arm GCC tools, but this example focuses on a Windows operating system environment.

**Install GCC Arm Embedded tool chain** Download and run the installer from launchpad.net/gcc-arm-embedded. This is the actual toolset (in other words, compiler, linker, etc.). The GCC toolchain should correspond to the latest supported version, as described in the *MCUXpresso SDK Release Notes Supporting LPCXpresso51U68*. (document MCUXSD-KLPC51U68RN).

#### Parent topic:Set up toolchain

**Install MinGW (only required on Windows OS)** The Minimalist GNU for Windows (MinGW) development tools provide a set of tools that are not dependent on third-party C-Runtime DLLs (such as Cygwin). The build environment used by the MCUXpresso SDK does not use the MinGW build tools, but does leverage the base install of both MinGW and MSYS. MSYS provides a basic shell with a Unix-like interface and tools.

- 1. Download the latest MinGW mingw-get-setup installer from MinGW.
- 2. Run the installer. The recommended installation path is  $\rm Ce\backslash MinGW$ , however, you may install to any location.

Note: The installation path cannot contain any spaces.

3. Ensure that the mingw32-base and msys-base are selected under Basic Setup.

🏇 MinGW Installation Manager					
Installation Package Settings					
Basic Setup	Package	Class	Installed Version	Repository Version	Description
All Packages	mingw-developer-tool	bin		2013072300	An MSYS Installation for MinGW Developers (meta)
	🐑 mingw32-base	bin		2013072200	A Basic MinGW Installation
	mingw32-gcc-ada	bin		4.8.1-4	The GNU Ada Compiler
	mingw32-gcc-fortran	bin		4.8.1-4	The GNU FORTRAN Compiler
	mingw32-gcc-g++	bin		4.8.1-4	The GNU C++ Compiler
	mingw32-gcc-objc	bin		4.8.1-4	The GNU Objective-C Compiler
	🐑 msys-base	bin		2013072300	A Basic MSYS Installation (meta)

4. In the **Installation** menu, click **Apply Changes** and follow the remaining instructions to complete the installation.

MinGW Installation Manager Installation Package Settings									
Installation Package	Settings								
Update Catalogue			Package						
Mark All Upgrades			mingw-developer-tool						
Apply Changes		\$	mingw32-base						
Apply changes			mingw32-gcc-ada						
Quit	Alt+F4		mingw32-gcc-fortran						
		ΠΟ	mingw32-gcc-g++						
			mingw32-gcc-objc						
		5	msys-base						

5. Add the appropriate item to the Windows operating system path environment variable. It can be found under Control Panel->System and Security->System->Advanced System Settings in the Environment Variables... section. The path is:

<mingw\_install\_dir>\bin

Assuming the default installation path,  $C:\MinGW$ , an example is shown below. If the path is not set correctly, the toolchain will not work.

Note: If you have C:MinGW(msys(x.x)bin in your PATH variable (as required by Kinetis SDK 1.0.0), remove it to ensure that the new GCC build system works correctly.

mputer Name   Har	dware Advanced System Protection Remote
invironment Varia	bles
Edit System Va	riable 🛛
Variable name	Path
Variable value	server Files (+0C))(Mela)his+C+MisCW/his
variable value	pgram Files (x86)\CMake\bin;C:\MinGW\bin
	OK Cancel
	OK Cancel
-Svetem variables	OK Cancel
System variables	
System variables Variable	OK Cancel Value
	Value  Windows_NT
Variable	Value
Variable	Value  Windows_NT
Variable OS Path	Value Windows_NT C:\Program Files (x86)\Parallels\Parallel .COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;
Variable OS Path PATHEXT	Value Windows_NT C:\Program Files (x86)\Parallels\Parallel .COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;

#### Parent topic:Set up toolchain

Add a new system environment variable for ARMGCC\_DIR Create a new system environment variable and name it as ARMGCC\_DIR. The value of this variable should point to the Arm GCC Embedded tool chain installation path. For this example, the path is:

See the installation folder of the GNU Arm GCC Embedded tools for the exact path name of your installation.

Short path should be used for path setting, you could convert the path to short path by running command for %I in (.) do echo %-sI in above path.

C:\Program Files	$(x86) \setminus GNU \text{ Tools}$	Arm Embedded\8	2018-q4-major>for %I in (.)	do echo % <sup>~</sup> sI
C:\Program Files C:\PROGRA~2\GNUTO	(x86)\GNU Tools 0~1\82018-~1	Arm Embedded\8	2018-q4-major>echo C:\PROG	RA~2\GNUT00~1\82018-~1

	Value		
OneDrive	C:\Users\	\OneDrive - NXP	
OneDriveConfimercial	C:\Users\	\OneDrive - NXP	
Path		4\bin;C:\Users\nxa07599\AppData\Local\Micros	
PATHEXT	.COM;.EXE;.BA	AT;.CMD;.VBS;.VBE;JS;JSE;.WSF;.WSH;.MSC;.RB;.RB	
TEMP	C:\Users\	\AppData\Local\Temp	
TMP	C:\Users\	\AppData\Local\Temp	
iable name: ARMGC	C_DIR GRA~2\GNUTOO~1	1\82018-~1	
	-		ance
riable value: C:\PRO	GRA~2\GNUTOO~1 Browse File		ance
iable value: C:\PRO	GRA~2\GNUTOO~1 Browse File C:\Program Fi	ОК Са	ance
iable value: C:\PRO	GRA~2\GNUTOO~1 Browse File C:\Program Fi	OK Ca iles (x86)\IAR Systems\Embedded Workbench 8.2 iles (x86)\SEGGER\JLink_V640	ance
iable value: C:\PRO	GRA~2\GNUTOO~1 Browse File C:\Program Fi C:\Program Fi C:\Keil_v5\UV No	OK Ca iles (x86)\IAR Systems\Embedded Workbench 8.2 iles (x86)\SEGGER\JLink_V640 '4	ance
iable value: C:\PRO	GRA~2\GNUTOO~1 Browse File C:\Program Fi C:\Program Fi C:\Keil_v5\UV	OK Ca iles (x86)\IAR Systems\Embedded Workbench 8.2 iles (x86)\SEGGER\JLink_V640 '4	ance

Parent topic:Set up toolchain

#### **Install CMake**

- 1. Download CMake 3.0.x from www.cmake.org/cmake/resources/software.html.
- 2. Install CMake, ensuring that the option **Add CMake to system PATH** is selected when installing. The user chooses to select whether it is installed into the PATH for all users or just the current user. In this example, it is installed for all users.

🛕 CMake 3.0.2 Setu	qu	
	Install Options Choose options for installing CMake 3.0.2	
By default CMake	does not add its directory to the system PATH.	
Add CMake to	ake to the system PATH the system PATH for all users the system PATH for current user	
Create CMake	Desktop Icon	
Nullsoft Install System	n v2.46	Cancel

- 3. Follow the remaining instructions of the installer.
- 4. You may need to reboot your system for the PATH changes to take effect.
- 5. Make sure  ${\rm sh.exe}$  is not in the Environment Variable PATH. This is a limitation of  ${\rm mingw32-make.}$

#### Parent topic:Set up toolchain

# Parent topic:Run a demo using Arm® GCC

**Build an example application** To build an example application, follow these steps.

 Open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to Programs >GNU Tools Arm Embedded <version> and select GCC Command Prompt.



2. Change the directory to the example application project directory which has a path similar to the following:

 $<\!\!install\_dir\!>\!/boards/<\!\!board\_name\!>\!/<\!\!example\_type\!>\!/<\!\!application\_name\!>\!/armgcc$ 

For this example, the exact path is:

 $<\!install\_dir\!>\!/examples/lpcxpresso51U68/demo\_apps/hello\_world/armgcc$ 

**Note:** To change directories, use the cd command.

3. Type **build\_debug.bat** on the command line or double click on **build\_debug.bat** file in Windows Explorer to build it. The output is as shown in Figure 2.

[ 89%] Building C object CMakeFiles/hello_world.elf.dir/C_/SDK_2.0_LPCXpresso51U 68/devices/LPC51U68/utilities/fsl_assert.c.obj
[ 94%] Building C object CMakeFiles/hello_world.elf.dir/C_/SDK_2.0_LPCXpresso51U
68/devices/LPC51U68/drivers/fsl_power.c.obj [100%] Linking C executable debug/hello_world.elf
[100%] Built target hello_world.elf
C:\SDK_2.0_LPCXpresso51U68\boards\lpcxpresso51u68\demo_apps\hello_world\armgcc>I
F "" == "" (pause ) Press any key to continue

Parent topic:Run a demo using Arm® GCC

**Run an example application** This section describes steps to run a demo application using J-Link GDB Server application. To perform this exercise, two things must be done:

- Make sure that:
  - You have a standalone J-Link pod that is connected to the debug interface of your board. Note that some hardware platforms require hardware modification in order to function correctly with an external debug interface.

After the J-Link interface is configured and connected, follow these steps to download and run the demo applications:

- 1. Connect the development platform to your PC via USB cable between the Link2 USB connector and the PC USB connector. If you are connecting for the first time, allow about 30 seconds for the devices to enumerate.
- 2. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see Appendix A). Configure the terminal with these settings:
  - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
  - 2. No parity
  - 3. 8 data bits
  - 4. 1 stop bit

- Session	Basic options for your PuTTY session			
Logging	Contraction of the second second			
- Terminal	Specify the destination you w			
- Keyboard	Serial line	Speed		
Bell	COM16	115200		
Features ∋Window	Connection type: Raw O Telnet O Riv	ogin 💿 <u>S</u> SH 💿 Serjal		
Appearance Behaviour Translation Selection	Load, save or delete a stored Saved Sessions Debug	Load, save or delete a stored session Saved Sessions		
Colours	Default Settings Debug	Load		
Data	Debug	Save		
Telnet Rlogin		Delete		
⊕- SSH Serial	Close window on exit: Always Never	Only on clean exit		

- 3. Open the J-Link GDB Server application. Assuming the J-Link software is installed, the application can be launched by going to the Windows operating system Start menu and selecting "Programs -> SEGGER -> J-Link <version> J-Link GDB Server".
- 4. Modify the settings as shown below. The target device selection chosen for this example is the LPC51U68
- 5. After it is connected, the screen should resemble this figure:

🔜 SEGGER J-Link GDB Server V6.20g		
File Help		
GDB Waiting for connection J-Link Connected CPU LPC51U68	Initial SWD speed 1000 kHz Current SWD speed 1000 kHz 3.30 V Little endian	<ul> <li>Localhost only</li> <li>Stay on top</li> <li>Show log window</li> <li>Generate logfile</li> <li>Verify download</li> <li>Init regs on start</li> </ul>
Log output: Clear log		
Target interface speed: Target endian:	1000kHz little	*
Connecting to J-Link J-Link is connected. Firmware: J-Link LPCXpres Hardware: V1.00 S/N: 728564860 Checking target voltage Target voltage: 3.30 V Listening on TCP/IP port Connecting to targetCo Waiting for GDB connectio	2331 nnected to target	5 12:14:15
0 Bytes downloaded	1 JTAG device	

6. If not already running, open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to "Programs -> GNU Tools Arm Embedded <version>" and select "GCC Command Prompt".



7. Change to the directory that contains the example application output. The output can be found in using one of these paths, depending on the build target selected:

<install\_dir>/boards/<board\_name>/<example\_type>/<application\_name>/armgcc/debug

<install\_dir>/boards/<board\_name>/<example\_type>/<application\_name>/armgcc/release

For this example, the path is:

<install\_dir>/boards/lpcxpresso51U68/demo\_apps/hello\_world/armgcc/debug

8. Run the command "arm-none-eabi-gdb.exe <application\_name>.elf". For this example, it is "arm-none-eabi-gdb.exe hello\_world.elf".



- 9. Run these commands:
  - 1. "target remote localhost:2331"
  - 2. "monitor reset"
  - 3. "monitor go"
  - 4. "monitor halt"
  - 5. "load"
  - 6. "monitor reg pc=(0x4)"
  - 7. "monitor reg msp=(0x0)"
- 10. The application is now downloaded and halted at the reset vector. Execute the "monitor go" command to start the demo application.

The hello\_world application is now running and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



#### Parent topic:Run a demo using Arm® GCC

#### Run a demo using MCUXpresso IDE

**Note:** Ensure that the MCUXpresso IDE toolchain is included when generating the MCUXpresso SDK package.

This section describes the steps required to configure MCUXpresso IDE to build, run, and debug example applications. The hello\_world demo application targeted for the LPCXpresso51U68 hardware platform is used as an example, though these steps can be applied to any example application in the MCUXpresso SDK.

**Select the workspace location** Every time MCUXpresso IDE launches, it prompts the user to select a workspace location. MCUXpresso IDE is built on top of Eclipse which uses workspace to store information about its current configuration, and in some use cases, source files for the projects are in the workspace. The location of the workspace can be anywhere, but it is recommended that the workspace be located outside of the MCUXpresso SDK tree.

Parent topic:Run a demo using MCUXpresso IDE

**Build an example application** To build an example application, follow these steps.

1. Drag and drop the SDK zip file into the "Installed SDKs" view to install an SDK. In the window that appears, click the "OK" button and wait until the import has finished.

👘 Installed SDKs	R	Properties	📮 Console	🖹 Problems	Memory	🚯 Instruction '		
🕅 Installed SDKs								
To install an SDK, simply drag and drop an SDK (zip file/folder) into the 'Installed SDKs' view.								
Name Version Location								

2. On the Quickstart Panel, click "Import SDK example(s)...".

U Quickstart Panel 🔤 Global Variables 💷 Variables 💁 Breakpoints 🗄 Outline	- 0
MCUXpresso IDE - Quickstart Panel No project selected	
<ul> <li>Create or import a project</li> </ul>	
New project Import SDK example(s) Import project(s) from file system	
* Build your project	
Build Clean	
- Debug your project	🗙 🔻 🔛 🗶 🗶
🗭 管 Debug 🌾 Terminate, Build and Debug	
* Miscellaneous	
<ul> <li>Edit project settings</li> <li>Quick Settings&gt;&gt;</li> <li>Export project(s) to archive (zip)</li> <li>Export project(s) and references to archive (zip)</li> <li>Build all projects []</li> </ul>	

3. In the window that appears, expand the "LPC51U68" folder and select "LPC51U68" . Then, select "lpcxpresso51U68" and click the "Next" button.

Importing project(s) for devic	e: LPC51U68 using board: LPCXpresso51U68 ce selection page
- SDK MCUs	Available boards
MCUs from installed SDKs	Please select an available board for your project.
NXP LPC51U68	Supported boards for device: LPC51U68
LPC51U68	EDK Ipcxpresso51u68

4. Expand the "demo\_apps" folder and select "hello\_world". Then, click the "Next" button.

![](../images/select\_hello\_world\_lpc51u68.png "Select "hello\_world")

5. Ensure the option "Redlib: Use floating point version of printf" is selected if the cases print floating point numbers on the terminal (for demo applications such as adc\_basic, adc\_burst, adc\_dma, and adc\_interrupt). Otherwise, there is no need to select it. Click the "Finish" button.

![](../images/user\_floating\_print\_version\_of\_printf\_lpc51u68.png "Select "User floating print version of printf"")

Parent topic:Run a demo using MCUXpresso IDE

**Run an example application** For more information on debug probe support in the MCUX-presso IDE v11.0.0, visit community.nxp.com.

To download and run the application, perform these steps:

- 1. Reference the table in Appendix B to determine the debug interface that comes loaded on your specific hardware platform. For LPCXpresso boards, install the DFU jumper for the debug probe, then connect the debug probe USB connector.
- 2. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see Appendix A). Configure

the terminal with these settings:

- 1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
- 2. No parity
- 3. 8 data bits

- Session	Basic options for your PuTTY session		
Logging	Specify the destination you want to connect to		
- Terminal	Serial line	Speed	
Keyboard Bell	COM16	115200	
- Features - Window - Appearance - Behaviour - Translation - Selection - Colours - Connection - Data - Proxy	Connection type: Raw <u>Telnet</u> Rlogin Load, save or delete a stored ses Saved Sessions Debug Default Settings Debug		
Telnet Rlogin ⊕ SSH Serial	Close window on exit: Always Never OC	Delete	

- 4. 1 stop bit
- 3. On the *Quickstart Panel*, click on "Debug 'lpcxpresso51U68\_demo\_apps\_hello\_world' [Debug]".

![](../images/debug\_hello\_world\_case\_lpc51u68.png "Debug "hello\_world" case")

4. The first time you debug a project, the Debug Emulator Selection Dialog is displayed, showing all supported probes that are attached to your computer. Select the probe through which you want to debug and click the "OK" button. (For any future debug sessions, the stored probe selection is automatically used, unless the probe cannot be found.)

X Probes discovered						
Connect to target: LPC51U68						
1 probe found. Select the probe to use:						
Available attached probes						
Name	Serial number/ID	Туре	Manu	IDE Debug Mode		
LPC-LINK2 CMSIS-DAP V5.1	KRAYCQIQ	LinkSen	NXP Ser	Non-Stop		
Supported Probes (tick/untick to	enable/disable)					
MCUXpresso IDE LinkServer	(inc. CMSIS-DAP) pr	obes				
P&E Micro probes						
SEGGER J-Link probes						
Probe search options						
Search again						
Remember my selection (for th	is Launch configura	tion)				
?			ОК	Cancel		

5. The application is downloaded to the target and automatically runs to main():

r MIDC511168 - Develop - Incypresso51.068, demo -	apps_hello_world/source/hello_world.c - MCUXpresso IDE
File Edit Source Refactor Navigate Search	
	) 🖩 🕅 3. 3. 12   7. 12   10   10   10   10   10   10   10
* * • O • • •   © ≥ <i>∧</i> • <i>.</i> /	
🔁 P 🕱 🛃 P 👭 R 🗶 S 😐 🗖	🏇 Debug 🛛 🙀 🖬 🗸 🗖 🗖
□ 🔄 🖶   🔳 🗸 🗸	▲ 🔀 lpcxpresso51u68_demo_apps_hello_world LinkServer Debug [C/C++ (NXP Sem ▲
Ipcxpresso51u68_demo_apps_hello_world	Ipcxpresso51u68_demo_apps_hello_world.axf [LPC51U68 (cortex-m0plus)]
▷ Jonaries	Thread #1 1 (Stopped) (Suspended : Breakpoint)
Includes     CMSIS	main() at hello_world.c:62 0x34e
Description	< )
drivers	🕒 Welcome 🚺 hello_world.c 🔀 🗖 🗖
D 😕 libs	54 * @brief Main function
▲ Source     Source     Source	55 */
<ul> <li>lc hello_world.c</li> <li>semihost_hardfault.c</li> </ul>	56⊖ int main(void) 57 {
<ul> <li>Image: Seminost_nardfault.c</li> <li>Image: Startup</li> </ul>	58 char ch;
<ul> <li> <i>i</i> = utilities         </li> </ul>	59 60 /* Init board hardware. */
> 📂 Debug	61 /* attach 12 MHz clock to FLEXCOMM0 (debug console) */
> 🗁 doc	<pre>&gt; 62 CLOCK_AttachClk(BOARD_DEBUG_UART_CLK_ATTACH); 63</pre>
Ipcxpresso51u68_demo_apps_hello_w pcxpresso51u68_demo_apps_hello_w	64 BOARD_InitPins();
pexpression dog demo_apps_nello_w	<pre>65 BOARD_BootClockFROHF48M(); 66 BOARD InitDebugConsole();</pre>
	67
	<pre>68 PRINTF("hello world.\r\n"); 69</pre>
	70 while (1)
4 III >	71 { 72 ch = GETCHAR();
🜙 Q 🗱 = G 💷 V 💁 B 🔚 O 🖓 🗖	73 PUTCHAR(ch);
	🎁 I 🔲 Р 📮 С 💥 🖹 Р 🖏 Р 📋 М 🏇 I 🖾 S 📼 Р 🖓 🗖
MCUXpresso IDE (Free Edit	🔳 🗙 🔆 🔒 🚮 🖻 📮 🚝 🚽 📑 🕶
	lpcxpresso51u68_demo_apps_hello_world LinkServer Debug [C/C++ (NXP Semiconductor
▼ Start here	[MCUXpresso Semihosting Telnet console for 'lpcxpresso51u68_demo_ *
New project	
Import SDK example(s)	
Import project(s) from file system	
Suild 'lpcxpresso51u68_demo_apps_hel	
Clean 'lpcxpresso51u68_demo_apps_he	
Pebug 'lpcxpresso51u68_demo_apps_h	
* Terminate, Build and Debug 'lpcxpressc -	
	III >>
	1
: U NXP LPC51U68 (lpcxpressoello world)	

6. Start the application by clicking the "Resume" button.



The hello\_world application is now running and a banner is displayed on the terminal. If this is not the case, check your terminal settings and connections.





Parent topic:Run a demo using MCUXpresso IDE

### **MCUXpresso Config Tools**

MCUXpresso Config Tools can help configure the processor and generate initialization code for the on chip peripherals. The tools are able to modify any existing example project, or create a new configuration for the selected board or processor. The generated code is designed to be used with MCUXpresso SDK version 2.x.

Table 1 describes the tools included in the MCUXpresso Config Tools.



#### 

MCUXpresso Config Tools can be accessed in the following products:

- **Integrated** in the MCUXpresso IDE. Config tools are integrated with both compiler and debugger which makes it the easiest way to begin the development.
- **Standalone version** available for download from www.nxp.com/mcuxpresso. Recommended for customers using IAR Embedded Workbench, Keil MDK μVision, or Arm GCC.
- **Online version** available on mcuxpresso.nxp.com. Recommended to do a quick evaluation of the processor or use the tool without installation.

Each version of the product contains a specific *Quick Start Guide* document MCUXpresso IDE Config Tools installation folder that can help start your work.

#### **MCUXpresso IDE New Project Wizard**

MCUXpresso IDE features a new project wizard. The wizard provides functionality for the user to create new projects from the installed SDKs (and from pre-installed part support). It offers user the flexibility to select and change multiple builds. The wizard also includes a library and provides source code options. The source code is organized as software components, categorized as drivers, utilities, and middleware.

To use the wizard, start the MCUXpresso IDE. This is located in the **QuickStart Panel** at the bottom left of the MCUXpresso IDE window. Select **New project**, as shown in *Figure 1*.

() Quickstart Panel	🗱 Global Variables	<sup>(x)=</sup> Variables	• Breakpoints	🗄 Outline	
	sso IDE (Free E	dition)			<b>^</b>
★ Start here					
🛛 New project					
🔀 Import SDK ex	(ample(s)				-
Import project	t(s) from file system				=
🐔 Build " []					
🖌 Clean " []					
🎋 Debug " []					
🎋 Terminate, Bui	ild and Debug " []				
🖲 Edit " project s	settings				
Quick Settings	>>				Ŧ

For more details and usage of new project wizard, see the *MCUXpresso\_IDE\_User\_Guide.pdf* in the MCUXpresso IDE installation folder.

#### How to determine COM port

This section describes the steps necessary to determine the debug COM port number of your NXP hardware development platform. All NXP boards ship with a factory programmed, on-board debug interface, whether it's based on OpenSDA or the legacy P&E Micro OSJTAG interface. To determine what your specific board ships with, see *Default debug interfaces*.

1. To determine the COM port, open the Windows operating system Device Manager. This can be achieved by going to the Windows operating system **Start** menu and typing **Device Manager** in the search bar, as shown in *Figure 1*:



- 2. In the Device Manager, expand the **Ports (COM & LPT)** section to view the available ports. Depending on the NXP board you're using, the COM port can be named differently:
  - 1. LPC-Link2

Ports (COM & LPT)
 ECP Printer Port (LPT1)
 Intel(R) Active Management Technology - SOL (COM3)
 LPC-LinkII UCom Port (COM21)

# How to define IRQ handler in CPP files

With MCUXpresso SDK, users could define their own IRQ handler in application level to

override the default IRQ handler. For example, to override the default  $\rm PIT\_IRQHandler$  define in  $\rm startup\_DEVICE.s,$  application code like app.c can be implement like:

```
c
void PIT_IRQHandler(void)
{
    // Your code
}
```

When application file is CPP file, like app.cpp, then extern "C" should be used to ensure the function prototype alignment.

```
cpp
extern "C" {
    void PIT_IRQHandler(void);
}
void PIT_IRQHandler(void)
{
    // Your code
}
```

# **Default debug interfaces**

The MCUXpresso SDK supports various hardware platforms that come loaded with a variety of factory programmed debug interface configurations. *Table 1* lists the hardware platforms supported by the MCUXpresso SDK, their default debug interface, and any version information that helps differentiate a specific interface configuration.

Note: The OpenSDA details column in Table 1 is not applicable to LPC.

Hardware platform	Default interface	OpenSDA details
EVK-MC56F83000	P&E Micro OSJTAG	N/A
EVK-MIMXRT595	CMSIS-DAP	N/A
EVK-MIMXRT685	CMSIS-DAP	N/A
FRDM-K22F	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.1
FRDM-K28F	DAPLink	OpenSDA v2.1
FRDM-K32L2A4S	CMSIS-DAP	OpenSDA v2.1
FRDM-K32L2B	CMSIS-DAP	OpenSDA v2.1
FRDM-K32W042	CMSIS-DAP	N/A
FRDM-K64F	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.0
FRDM-K66F	J-Link OpenSDA	OpenSDA v2.1
FRDM-K82F	CMSIS-DAP	OpenSDA v2.1
FRDM-KE15Z	DAPLink	OpenSDA v2.1
FRDM-KE16Z	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.2
FRDM-KL02Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL03Z	P&E Micro OpenSDA	OpenSDA v1.0
		continues on next page

Table 1 – continued from previous page			
Hardware platform	Default interface	OpenSDA details	
FRDM-KL25Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KL26Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KL27Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KL28Z	P&E Micro OpenSDA	OpenSDA v2.1	
FRDM-KL43Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KL46Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KL81Z	CMSIS-DAP	OpenSDA v2.0	
FRDM-KL82Z	CMSIS-DAP	OpenSDA v2.0	
FRDM-KV10Z	CMSIS-DAP	OpenSDA v2.1	
FRDM-KV10Z	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KV31F	P&E Micro OpenSDA	OpenSDA v1.0	
FRDM-KW24	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.1	
FRDM-KW36	DAPLink	OpenSDA v2.2	
FRDM-KW41Z	CMSIS-DAP/DAPLink	OpenSDA v2.1 or greater	
Hexiwear	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.0	
HVP-KE18F	DAPLink	OpenSDA v2.2	
HVP-KV46F150M	P&E Micro OpenSDA	OpenSDA v1	
HVP-KV11Z75M	CMSIS-DAP	OpenSDA v2.1	
HVP-KV58F	CMSIS-DAP CMSIS-DAP	OpenSDA v2.1	
HVP-KV31F120M	P&E Micro OpenSDA	OpenSDA v1	
IN5189DK6	CMSIS-DAP	N/A	
LPC54018 IoT Module	N/A	N/A N/A	
	CMSIS-DAP	N/A N/A	
LPCXpresso54018	CMSIS-DAP CMSIS-DAP	N/A N/A	
LPCXpresso54102			
LPCXpresso54114	CMSIS-DAP	N/A N/A	
LPCXpresso51U68	CMSIS-DAP	N/A	
LPCXpresso54608	CMSIS-DAP	N/A	
LPCXpresso54618	CMSIS-DAP	N/A	
LPCXpresso54628	CMSIS-DAP	N/A	
LPCXpresso54S018M	CMSIS-DAP	N/A	
LPCXpresso55s16	CMSIS-DAP	N/A	
LPCXpresso55s28	CMSIS-DAP	N/A	
LPCXpresso55s69	CMSIS-DAP	N/A	
MAPS-KS22	J-Link OpenSDA	OpenSDA v2.0	
MIMXRT1170-EVK	CMSIS-DAP	N/A	
TWR-K21D50M	P&E Micro OSJTAG	N/AOpenSDA v2.0	
TWR-K21F120M	P&E Micro OSJTAG	N/A	
TWR-K22F120M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-K24F120M	CMSIS-DAP/mbed	OpenSDA v2.1	
TWR-K60D100M	P&E Micro OSJTAG	N/A	
TWR-K64D120M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-K64F120M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-K65D180M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-K65D180M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-KV10Z32	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-K80F150M	CMSIS-DAP	OpenSDA v2.1	
TWR-K81F150M	CMSIS-DAP	OpenSDA v2.1	
TWR-KE18F	DAPLink	OpenSDA v2.1	
TWR-KL28Z72M	P&E Micro OpenSDA	OpenSDA v2.1	
TWR-KL43Z48M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-KL81Z72M	CMSIS-DAP	OpenSDA v2.0	
TWR-KL82Z72M	CMSIS-DAP	OpenSDA v2.0	
TWR-KM34Z75M	P&E Micro OpenSDA	OpenSDA v1.0	
TWR-KM35Z75M	DAPLink	OpenSDA v2.2	
TWR-KV10Z32	P&E Micro OpenSDA	OpenSDA v1.0	
		continues on next page	

Table 1 – continued from previous page

Hardware platform	Default interface	OpenSDA details
TWR-KV11Z75M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV31F120M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV46F150M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV58F220M	CMSIS-DAP	OpenSDA v2.1
TWR-KW24D512	P&E Micro OpenSDA	OpenSDA v1.0
USB-KW24D512	N/A External probe	N/A
USB-KW41Z	CMSIS-DAP\DAPLink	OpenSDA v2.1 or greater

Table 1 – continued from previous page

#### Updating debugger firmware

**Updating LPCXpresso board firmware** The LPCXpresso hardware platform comes with a CMSIS-DAP-compatible debug interface (known as LPC-Link2). This firmware in this debug interface may be updated using the host computer utility called LPCScrypt. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to re-program the debug probe firmware.

**Note:** If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), LPC-Link2 debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the LPCScrypt utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto LPC-Link2 or LPCXpresso boards. The utility can be downloaded from www.nxp.com/lpcutilities.

These steps show how to update the debugger firmware on your board for Windows operating system. For Linux OS, follow the instructions described in LPCScrypt user guide (www.nxp.com/lpcutilities, select LPCScrypt, and then the documentation tab).

- 1. Install the LPCScript utility.
- 2. Unplug the board's USB cable.
- 3. Make the DFU link (install the jumper labelled DFUlink).
- 4. Connect the probe to the host via USB (use Link USB connector).
- 5. Open a command shell and call the appropriate script located in the LPCScrypt installation directory (<LPCScrypt install dir>).
  - **1. To program CMSIS-DAP debug firmware:** <LPCScrypt install dir>/scripts/ program\_CMSIS
  - 2. To program J-Link debug firmware: <LPCScrypt install dir>/scripts/program\_JLINK
- 6. Remove DFU link (remove the jumper installed in Step 3).
- 7. Re-power the board by removing the USB cable and plugging it in again.

Parent topic: Updating debugger firmware

# **1.3 Getting Started with MCUXpresso SDK GitHub**

# 1.3.1 Getting Started with MCUXpresso SDK Repository

### Installation

### NOTE

If the installation instruction asks/selects whether to have the tool installation path added to the PATH variable, agree/select the choice. This option ensures that the tool can be used in any terminal in any path. *Verify the installation* after each tool installation.

**Install Prerequisites with MCUXpresso Installer** The MCUXpresso Installer offers a quick and easy way to install the basic tools needed. The MCUXpresso Installer can be obtained from https://github.com/nxp-mcuxpresso/vscode-for-mcux/wiki/Dependency-Installation. The MCUX-presso Installer is an automated installation process, simply select MCUXpresso SDK Developer from the menu and click install. If you prefer to install the basic tools manually, refer to the next section.



# **Alternative: Manual Installation**

**Basic tools** 

**Git** Git is a free and open source distributed version control system. Git is designed to handle everything from small to large projects with speed and efficiency. To install Git, visit the official Git website. Download the appropriate version(you may use the latest one) for your operating system (Windows, macOS, Linux). Then run the installer and follow the installation instructions.

User git --version to check the version if you have a version installed.

Then configure your username and email using the commands:
git config --global user.name "Your Name" git config --global user.email "youremail@example.com"

**Python** Install python 3.10 or latest. Follow the Python Download guide.

Use python --version to check the version if you have a version installed.

West Please use the west version equal or greater than 1.2.0

# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a different<sub>□</sub> → source using option '-i'.
# for example, in China you could try: pip install -U west -i https://pypi.tuna.tsinghua.edu.cn/simple
pip install -U west

### **Build And Configuration System**

**CMake** It is strongly recommended to use CMake version equal or later than 3.30.0. You can get latest CMake distributions from the official CMake download page.

For Windows, you can directly use the .msi installer like cmake-3.31.4-windows-x86\_64.msi to install.

For Linux, CMake can be installed using the system package manager or by getting binaries from the official CMake download page.

After installation, you can use cmake --version to check the version.

**Ninja** Please use the ninja version equal or later than 1.12.1.

By default, Windows comes with the Ninja program. If the default Ninja version is too old, you can directly download the ninja binary and register the ninja executor location path into your system path variable to work.

For Linux, you can use your system package manager or you can directly download the ninja binary to work.

After installation, you can use ninja --version to check the version.

**Kconfig** MCUXpresso SDK uses Kconfig python implementation. We customize it based on our needs and integrate it into our build and configuration system. The Kconfiglib sources are placed under mcuxsdk/scripts/kconfig folder.

Please make sure *python* environment is setup ready then you can use the Kconfig.

**Ruby** Our build system supports IDE project generation for iar, mdk, codewarrior and xtensa to provide OOBE from build to debug. This feature is implemented with ruby. You can follow the guide ruby environment setup to setup the ruby environment. Since we provide a built-in portable ruby, it is just a simple one cmd installation.

If you only work with CLI, you can skip this step.

**Toolchain** MCUXpresso SDK supports all mainstream toolchains for embedded development. You can install your used or interested toolchains following the guides.

Toolchain	Download and Installation Guide	Note		
Armgcc	Arm GNU Toolchain Install Guide	ARMGCC toolchain	is	default
IAR	IAR Installation and Licensing quick ref- erence guide			
MDK	MDK Installation			
Armclang	Installing Arm Compiler for Embedded			
Zephyr	Zephyr SDK			
Codewarrior	NXP CodeWarrior			
Xtensa	Tensilica Tools			
NXP S32Compiler RISC- V Zen-V	NXP Website			

After you have installed the toolchains, register them in the system environment variables. This will allow the west build to recognize them:

Toolchain	Environ- ment Variable	Example	Cmd Line Ar- gument
Armgcc	AR- MGCC_DIR	C:\armgcc for windows/usr for Linux. Typically arm-none-eabi-* is installed under /usr/bin	– toolchain armgcc
IAR	IAR_DIR	C:\iar\ewarm-9.60.3 for Windows/opt/iarsystems/ bxarm-9.60.3 for Linux	– toolchain iar
MDK	MDK_DIR	$\rm C:\Keil\_v5$ for Windows.MDK IDE is not officially supported with Linux.	– toolchain mdk
Armclang	ARM- CLANG_DIF	C:\ArmCompilerforEmbedded6.22 for Windows/opt/ ArmCompilerforEmbedded6.21 for Linux	– toolchain mdk
Zephyr	ZEPHYR_SE	c:\NXP\zephyr-sdk- <version> for windows/opt/ zephyr-sdk-<version> for Linux</version></version>	– toolchain zephyr
CodeWar- rior	CW_DIR	$\label{eq:CWMCUv11.2} for windows Code Warrior is not supported with Linux$	- toolchain code- warrior
Xtensa	XCC_DIR	C:\xtensa\XtDevTools\install\tools\RI-2023.11-win32\ XtensaTools for windows/opt/xtensa/XtDevTools/ install/tools/RI-2023.11-Linux/XtensaTools for Linux	– toolchain xtensa
NXP S32Compiler RISC-V Zen-V	RISCVL- LVM_DIR	C:\riscv-llvm-win32_b298_b298_2024.08.12 for Win- dows/opt/riscv-llvm-Linux-x64_b298_b298_2024.08.12 for Linux	– toolchain riscvl- lvm

• The <toolchain>\_DIR is the root installation folder, not the binary location folder. For IAR, it is directory containing following installation folders:



- MDK IDE using armclang toolchain only officially supports Windows. In Linux, please directly use armclang toolchain by setting ARMCLANG\_DIR. In Windows, since most Keil users will install MDK IDE instead of standalone armclang toolchain, the MDK\_DIR has higher priority than ARMCLANG\_DIR.
- For Xtensa toolchain, please set the XTENSA\_CORE environment variable. Here's an example list:

Device Core	XTENSA_CORE
RT500 fusion1	nxp_rt500_RI23_11_newlib
RT600 hifi4	$nxp_rt600_RI23_11_newlib$
RT700 hifi1	$rt700_hifi1_RI23_11_nlib$
RT700 hifi4	$t700\_hifi4\_RI23\_11\_nlib$
i.MX8ULP fusion1	$fusion_nxp02_dsp_prod$

• In Windows, the short path is used in environment variables. If any toolchain is using the long path, you can open a command window from the toolchain folder and use below command to get the short path: for %i in (.) do echo %~fsi

**Tool installation check** Once installed, open a terminal or command prompt and type the associated command to verify the installation.

If you see the version number, you have successfully installed the tool. Else, check whether the tool's installation path is added into the PATH variable. You can add the installation path to the PATH with the commands below:

• Windows: Open command prompt or powershell, run below command to show the user PATH variable.

reg query HKEY\_CURRENT\_USER\Environment /v PATH

The tool installation path should be C:\Users\xxx\AppData\Local\Programs\Git\cmd. If the path is not seen in the output from above, append the path value to the PATH variable with the command below:

reg add HKEY\_CURRENT\_USER\Environment /v PATH /d "%PATH%;C:\Users\xxx\AppData\ →Local\Programs\Git\cmd"

Then close the command prompt or powershell and verify the tool command again.

• Linux:

- 1. Open the  $\rm HOME/.bashrc$  file using a text editor, such as vim.
- 2. Go to the end of the file.
- 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
- 4. Save and exit.

- 5. Execute the script with source .bashrc or reboot the system to make the changes live. To verify the changes, run echo \$PATH.
- macOS:
  - 1. Open the \$HOME/.bash\_profile file using a text editor, such as nano.
  - 2. Go to the end of the file.
  - 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
  - 4. Save and exit.
  - 5. Execute the script with **source** .bash\_profile or reboot the system to make the changes live. To verify the changes, run echo \$PATH.

### Get MCUXpresso SDK Repo

**Establish SDK Workspace** To get the MCUXpresso SDK repository, use the west tool to clone the manifest repository and checkout all the west projects.

# Initialize west with the manifest repository west init -m https://github.com/nxp-mcuxpresso/mcuxsdk-manifests/ mcuxpresso-sdk

# Update the west projects cd mcuxpresso-sdk west update

# Allow the usage of west extensions provided by MCUX presso SDK west config commands. allow\_extensions true

**Install Python Dependency(If do tool installation manually)** To create a Python virtual environment in the west workspace core repo directory mcuxsdk, follow these steps:

1. Navigate to the core directory:

 $\operatorname{cd}\,\operatorname{mcuxsdk}$ 

2. [Optional] Create and activate the virtual environment: If you don't want to use the python virtual environment, skip this step. We strongly suggest you use venv to avoid conflicts with other projects using python.



Once activated, your shell will be prefixed with  $(.{\rm venv}).$  The virtual environment can be deactivated at any time by running  ${\rm deactivate}$  command.

**Remember to activate the virtual environment every time you start working in this directory.** If you are using some modern shell like zsh, there are some powerful plugins to help you auto switch venv among workspaces. For example, zsh-autoswitch-virtualenv.

3. Install the required Python packages:

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a∟

→different source using option '-i'.

# for example, in China you could try: pip3 install -r mcuxsdk/scripts/requirements.txt -i https://pypi.

→tuna.tsinghua.edu.cn/simple

pip install -r scripts/requirements.txt
```

# **Explore Contents**

This section helps you build basic understanding of current fundamental project content and guides you how to build and run the provided example project in whole SDK delivery.

**Folder View** The whole MCUXpresso SDK project, after you have done the west init and west update operations follow the guideline at *Getting Started Guide*, have below folder structure:

Folder	Description
mani- fests	Manifest repo, contains the manifest file to initialize and update the west workspace.
mcuxsdk	The MCUXpresso SDK source code, examples, middleware integration and script files.

All the projects record in the Manifest repo are checked out to the folder mcuxsdk/, the layout of mcuxsdk folder is shown as below:

Folder	Description
arch	Arch related files such as ARM CMSIS core files, RISC-V files and the build files related to the architecture.
cmake	· · · · · · · · · · · · · · · · · · ·
com- po- nents	Software components.
de- vices	Device support package which categorized by device series. For each device, header file, feature file, startup file and linker files are provided, also device specific drivers are included.
docs	Documentation source and build configuration for this sphinx built online documen- tation.
drivers	Peripheral drivers.
ex- am- ples	Various demos and examples, support files on different supported boards. For each board support, there are board configuration files.
mid- dle- ware	Middleware components integrated into SDK.
rtos	Rtos components integrated into SDK.
scripts	Script files for the west extension command and build system support.
svd	Svd files for devices, this is optional because of large size. Customers run west manifest config group.filter +optional and west update mcux-soc-svd to get this folder.

**Examples Project** The examples project is part of the whole SDK delivery, and locates in the folder mcuxsdk/examples of west workspace.

Examples files are placed in folder of  $<\!\!{\rm example\_category}\!>$ , these examples include (but are not limited to)

- demo\_apps: Basic demo set to start using SDK, including hello\_world and led\_blinky.
- driver\_examples: Simple applications that show how to use the peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI transfer using DMA).

Board porting layers are placed in folder of  $\_boards/<board\_name>$  which aims at providing the board specific parts for examples code mentioned above.

#### Run a demo using MCUXpresso for VS Code

This section explains how to configure MCUXpresso for VS Code to build, run, and debug example applications. This guide uses the hello\_world demo application as an example. However, these steps can be applied to any example application in the MCUXpresso SDK.

**Build an example application** This section assumes that the user has already obtained the SDK as outlined in *Get MCUXpresso SDK Repo*.

To build an example application:

1. Import the SDK into your workspace. Click **Import Repository** from the **QUICKSTART PANEL**.



**Note:** You can import the SDK in several ways. Refer to MCUXpresso for VS Code Wiki for details.

Select **Local** if you've already obtained the SDK as seen in *Get MCUXpresso SDK Repo*. Select your location and click **Import**.

E Import Repositor	ух				
Impor	t Repositor	у			
REMOTE	REMOTE ARCHIVE		LOCAL ARCHIVE		
Location:	c:\Repos\mcuxsdk				Browse
Import					

2. Click Import Example from Repository from the QUICKSTART PANEL.



In the dropdown menu, select the MCUXpresso SDK, the Arm GNU Toolchain, your board, template, and application type. Click **Import**.

■ Import Example from	om Repository ×	
Import	Example from Repository	
Repository:	c:\Repos\mcuxsdk (MCUXpresso SDK Repository)	~
Toolchain:	(Arm GNU Toolchain 13.2.rel1 (Build arm-13.7)) 13.2.1 20231009 💿 (C:\NXP\MCUXpressol	DE_24."   🗸
Board:	FRDM-MCXC444	~
	FRDM-MCXC444	
Template:	demo_apps/hello_world	~
input. The purp further develop	demo prints the "Hello World" string to the terminal using the SDK UART drivers and repeat ose of this demo is to show how to use the UART, and to provide a simple project for debugg ment. EADME file for more details.	
App type:	Freestanding application	~
Name:	frdmmcxc444_hello_world	
Location:	c:\nxp_examples	Browse
	Note: Path doesn't exist. Folder(s) will be created.	
Open read	me file after project is imported	
Import		

**Note:** The MCUXpresso SDK projects can be imported as **Repository applications** or **Free-standing applications**. The difference between the two is the import location. Projects imported as Repository examples will be located inside the MCUXpresso SDK, whereas Free-standing examples can be imported to a user-defined location. Select between these by designating your selection in the **App type** dropdown menu.

- 3. VS Code will prompt you to confirm if the imported files are trusted. Click Yes.
- 4. Navigate to the **PROJECTS** view. Find your project and click the **Build Project** icon.



The integrated terminal will open at the bottom and will display the build output.

PROBLEMS OUTPUT	TERMINAL		CONSOLE	SERIAL MONITOR	OFFLINE PERIPHERALS	) CMake: build
[18/21] Building C [19/21] Building C	object CMake object CMake object CMake	iles/hello_wo iles/hello_wo iles/hello_wo	rld.dir/C_ rld.dir/C_	/Repos/mcuxsdl /Repos/mcuxsdl	<pre>k/mcuxsdk/components/debug_console_lite/fsl_debug_console.c.obj k/mcuxsdk/devices/MCX/MCXC/MCXC444/drivers/fsl_clock.c.obj k/mcuxsdk/drivers/lpuart/fsl_lpuart.c.obj k/mcuxsdk/drivers/uart/fsl_uart.c.obj</pre>	
Memory region	Used Size	Region Size	%age Used			i i i i i i i i i i i i i i i i i i i
<pre>m_interrupts:</pre>	192 B	512 B	37.50%			
<pre>m_flash_config:</pre>	16 B	16 B	100.00%			
<pre>m_text:</pre>	7892 B	261104 B	3.02%			
m_data:	2128 B	32 KB	6.49%			
build finished succ	essfully.					
* Terminal will b	e reused by t	tasks, press a	ny key to	close it.		

**Run an example application** Note: for full details on MCUXpresso for VS Code debug probe support, see MCUXpresso for VS Code Wiki.

1. Open the **Serial Monitor** from the VS Code's integrated terminal. Select the VCom Port for your device and set the baud rate to 115200.



2. Navigate to the **PROJECTS** view and click the play button to initiate a debug session.



The debug session will begin. The debug controls are initially at the top.

C hello_	world.c ×
frdmmcx	xc444_hello_world > examples > demo_apps > hello_world > C hello_v 🗄  ▷ 🗘 🖞 🏌 🏷 🔲   i→ 🔊
18	/**************************************
21	
22	
23	* Variables
24	
25	
26	
27	* Code
28	
29	
30	* @brief Main function
31	
32	int main(void)
33	{ 
34	char ch;
35	
36	/* Init board hardware. */
D 37	BOARD_InitHardware();
38 39	
39 40	PRINTF("hello world.\r\n");
40 41	while (1)
41	
42	i ch = GETCHAR();
45	PUTCHAR(ch);
44	
45	3
47	

3. Click **Continue** on the debug controls to resume execution of the code. Observe the output on the **Serial Monitor**.

PROBLEMS	OUTPUT	TERMINAL	PERIPHER	RALS	RTOS DE	TAILS PO	ORTS	DEBUG CONSOLE	SERIAL	MONIT
+ Open an	additional m	onitor								
Monitor Mod	e Serial `	🗸 View M	ode Tex	d 🗸	Port	COM40 -	- MCU-	Link VCom Port	(COM40)	$\sim$ i
Stop Mor	nitoring 🚍	کې 🔁 🗄	D 0	<b>⊙</b> {	<b>6</b> 33					
Oper hello wor 		rial port	СОМ40							

#### Running a demo using ARMGCC CLI/IAR/MDK

**Supported Boards** Use the west extension west list\_project to understand the board support scope for a specified example. All supported build command will be listed in output:

west list\_project -p examples/demo\_apps/hello\_world [-t armgcc]

INFO: [1][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_  $\rightarrow$  evk9mimx8ulp -Dcore\_id=cm33]

INFO: [2][west build -p always examples/demo\_apps/hello\_world --toolchain armgcc --config release -b\_  $\rightarrow$  evkbimxrt1050]

 $INFO: [ 3] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\sqcup}] \\$ 

<sup>(</sup>continues on next page)

(continued from previous page)

The supported toolchains and build targets for an example are decided by the example-self example.yml and board example.yml, please refer Example Toolchains and Targets for more details.

**Build the project** Use west build -h to see help information for west build command. Compared to zephyr's west build, MCUXpresso SDK's west build command provides following additional options for mcux examples:

- --toolchain: specify the toolchain for this build, default armgcc.
- --config: value for CMAKE\_BUILD\_TYPE. If not provided, build system will get all the example supported build targets and use the first debug target as the default one. Please refer Example Toolchains and Targets for more details about example supported build targets.

Here are some typical usages for generating a SDK example:

# Generate example with default settings, default used device is the mainset MK22F51212 west build -b frdmk22f examples/demo\_apps/hello\_world
# Just print cmake commands, do not execute it west build -b frdmk22f examples/demo\_apps/hello\_world --dry-run
# Generate example with other toolchain like iar, default armgcc west build -b frdmk22f examples/demo\_apps/hello\_world --toolchain iar
# Generate example with other config type

west build -b frdmk22f examples/demo\_apps/hello\_world --config release

# Generate example with other devices with --device west build -b frdmk22f examples/demo\_apps/hello\_world --device MK22F12810 --config release

For multicore devices, you shall specify the corresponding core id by passing the command line argument -Dcore\_id. For example

west build -b evkbmimxrt 1170 examples/demo\_apps/hello\_world --toolchain iar -D<br/>core\_id=cm7 --config\_  $\hookrightarrow flexspi_nor_debug$ 

#### For shield, please use the --shield to specify the shield to run, like

west build -b mimxrt700evk --shield a 8974 examples/issdk\_examples/sensors/fxls8974cf/fxls8974cf\_poll -  $\rightarrow Dcore\_id=cm33\_core0$ 

**Sysbuild(System build)** To support multicore project building, we ported Sysbuild from Zephyr. It supports combine multiple projects for compilation. You can build all projects by adding --sysbuild for main application. For example:

west build -b evkbmimxrt 1170 --sysbuild ./examples/multicore\_examples/hello\_world/primary -D core\_  $\rightarrow$  id=cm7 --config flexspi\_nor\_debug --toolchain=armgcc -p always

For more details, please refer to System build.

**Config a Project** Example in MCUXpresso SDK is configured and tested with pre-defined configuration. You can follow steps blow to change the configuration.

### 1. Run cmake configuration

west build -b evkbmimxrt1170 examples/demo\_apps/hello\_world -Dcore\_id=cm7 --cmake-only -p

Please note the project will be built without --cmake-only parameter.

2. Run guiconfig target

west build -t guiconfig

Then you will get the Kconfig GUI launched, like

🔀 Hello World	_		×					
Save Save as Save minimal (advanced) Open	Jump to							
Show name Show all Single-menu mode								
(Тор)								
🗄 Board Boot Header			^					
Project Segments								
Device Boot Header								
Device MIMXRT1176 Part (Device part MIMXRT1176DVMAA)								
Device part MIMXRT1176DVMAA								
ODevice part MIMXRT1176AVM8A								
ODevice part MIMXRT1176CVM8A								
E Device specific drivers								
XUse driver clock								
XUse driver iomuxc								
Use driver mipi csi2rx								
Use driver mipi dsi								
Use driver anatop_ai								
XUse driver memory								
Use driver nic301								
See driver dcdc								
XUse driver gpc								
Use driver pgmc								
See driver pmu								
Use driver src			×					

Kconfig definition, with parent deps. propagated to 'depends on'

At D:/sdk\_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176\drivers/Kconfig:5 Included via D:/sdk\_next/mcuxsdk/examples/demo\_apps/hello\_world/Kconfig:6 -> D:/sdk\_next/mcuxsdk/Kconfig.mcuxpresso:9 -> D:/sdk\_next/mcuxsdk\devices/Kconfig:1 -> D:/sdk\_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176/Kconfig:8 Menu path: (Top)

menu "Device specific drivers"

You can reconfigure the project by selecting/deselecting Kconfig options.

After saving and closing the Kconfig GUI, you can directly run west build to build with the new configuration.

Flash Note: Please refer Flash and Debug The Example to enable west flash/debug support.

Flash the hello\_world example:

west flash -r linkserver

**Debug** Start a gdb interface by following command:

west debug -r linkserver

**Work with IDE Project** The above build functionalities are all with CLI. If you want to use the toolchain IDE to work to enjoy the better user experience especially for debugging or you are already used to develop with IDEs like IAR, MDK, Xtensa and CodeWarrior in the embedded world, you can play with our IDE project generation functionality.

This is the cmd to generate the evkbmimxrt1170 hello\_world IAR IDE project files.

west build -b evkbmimxrt1170 examples/demo\_apps/hello\_world --toolchain iar -Dcore\_id=cm7 --config\_  $\rightarrow$  flexspi\_nor\_debug -p always -t guiproject

By default, the IDE project files are generated in mcuxsdk/build/<toolchain> folder, you can open the project file with the IDE tool to work:



Note, please follow the *Installation* to setup the environment especially make sure that *ruby* has been installed.

# **1.4 Release Notes**

# 1.4.1 MCUXpresso SDK Release Notes

# **Overview**

The MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with Arm Cortex-M-based devices from NXP, including its general purpose, crossover and Bluetooth-enabled MCUs. MCUXpresso SW and Tools for DSC further extends the SDK support to current 32-bit Digital Signal Controllers. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated enabling software technologies (stacks and middleware), reference software, and more.

In addition to working seamlessly with the MCUXpresso IDE, the MCUXpresso SDK also supports and provides example projects for various toolchains. The Development tools chapter in the associated Release Notes provides details about toolchain support for your board. Support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

Underscoring our commitment to high quality, the MCUXpresso SDK is MISRA compliant and checked with Coverity static analysis tools. For details on MCUXpresso SDK, see MCUXpresso-SDK: Software Development Kit for MCUXpresso.

# **MCUXpresso SDK**

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for LPC, DSC, PN76, and i.MX System-on-Chip (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, DSC, and i.MX silicon. The MCUX-presso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix FSL has been left as is. The FSL prefix has been redefined as the NXP Foundation Software Library.

# **Development tools**

The MCUXpresso SDK was tested with following development tools. Same versions or above are recommended.

- MCUXpresso IDE, Rev. 25.06.xx
- IAR Embedded Workbench for Arm, version is 9.60.4
- Keil MDK, version is 5.41
- MCUXpresso for VS Code v25.06
- GCC Arm Embedded Toolchain 14.2.x

# Supported development systems

This release supports board and devices listed in following table. The board and devices in bold were tested in this release.

Development boards	MCU devices
LPCXpresso51U68	LPC51U68JBD48, <b>LPC51U68JBD64</b>

#### MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, middleware, and RTOS support.

**Device support** The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console. The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller. The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code efficiently transfers the code execution to the main() function.

**Board support** The boards folder provides the board-specific demo applications, driver examples, and middleware examples.

**Demo application and other examples** The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps. The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

#### RTOS

**FreeRTOS** Real-time operating system for microcontrollers from Amazon

#### Middleware

**CMSIS DSP Library** The MCUXpresso SDK is shipped with the standard CMSIS development pack, including the prebuilt libraries.

coreHTTP coreHTTP

**USB Type-C PD Stack** See the *MCUXpresso SDK USB Type-C PD Stack User's Guide* (document MCUXSDKUSBPDUG) for more information

**USB Host, Device, OTG Stack** See the MCUXpresso SDK USB Stack User's Guide (document MCUXSDKUSBSUG) for more information.

**TinyCBOR** Concise Binary Object Representation (CBOR) Library

**PKCS#11** The PKCS#11 standard specifies an application programming interface (API), called "Cryptoki," for devices that hold cryptographic information and perform cryptographic functions. Cryptoki follows a simple object based approach, addressing the goals of technology independence (any kind of device) and resource sharing (multiple applications accessing multiple devices), presenting to applications a common, logical view of the device called a "cryptographic token".

LVGL LVGL Open Source Graphics Library

llhttp HTTP parser llhttp

**FreeMASTER** FreeMASTER communication driver for 32-bit platforms.

**emWin** The MCUXpresso SDK is pre-integrated with the SEGGER emWin GUI middleware. The AppWizard provides developers and designers with a flexible tool to create stunning user interface applications, without writing any code.

#### **Release contents**

Provides an overview of the MCUXpresso SDK release package contents and locations.

Deliverable	Location
Boards	INSTALL_DIR/boards
Demo Applications	INSTALL_DIR/boards/ <board_name>/demo_apps</board_name>
Driver Examples	INSTALL_DIR/boards/ <board_name>/driver_examples</board_name>
eIQ examples	INSTALL_DIR/boards/ <board_name>/eiq_examples</board_name>
Board Project Template for MCUXpresso IDE NPW	INSTALL_DIR/boards/ <board_name>/project_template</board_name>
Driver, SoC header files, extension header files and	INSTALL_DIR/devices/ <device_name></device_name>
feature header files, utilities	
CMSIS drivers	INSTALL_DIR/devices/ <device_name>/cmsis_drivers</device_name>
Peripheral drivers	INSTALL_DIR/devices/ <device_name>/drivers</device_name>
Toolchain linker files and startup code	INSTALL_DIR/devices/ <device_name>/<toolchain_nam< td=""></toolchain_nam<></device_name>
Utilities such as debug console	INSTALL_DIR/devices/ <device_name>/utilities</device_name>
Device Project Template for MCUXpresso IDE NPW	INSTALL_DIR/devices/ <device_name>/project_template</device_name>
CMSIS Arm Cortex-M header files, DSP library source	INSTALL_DIR/CMSIS
Components and board device drivers	INSTALL_DIR/components
RTOS	INSTALL_DIR/rtos
Release Notes, Getting Started Document and other	INSTALL_DIR/docs
documents	
Tools such as shared cmake files	INSTALL_DIR/tools
Middleware	INSTALL_DIR/middleware

#### **Known issues**

This section lists the known issues, limitations, and/or workarounds.

### Cannot add SDK components into FreeRTOS projects

It is not possible to add any SDK components into FreeRTOS project using the MCUXpresso IDE New Project wizard.

# 1.5 ChangeLog

# 1.5.1 MCUXpresso SDK Changelog

# **Board Support Files**

board

# [25.06.00]

• Initial version

# clock\_config

# [25.06.00]

• Initial version

# pin\_mux

### [25.06.00]

• Initial version

# LPC\_ADC

# [2.6.0]

- New Features
  - Added new feature macro to distinguish whether the GPADC\_CTRL0\_GPADC\_TSAMP control bit is on the device.
  - Added new variable extendSampleTimeNumber to indicate the ADC extend sample time.
- Bugfix
  - Fixed the bug that incorrectly sets the PASS\_ENABLE bit based on the sample time setting.

# [2.5.3]

- Improvements
  - Release peripheral from reset if necessary in init function.

# [2.5.2]

- Improvements
  - Integrated different sequence's sample time numbers into one variable.
- Bug Fixes
  - Fixed violation of MISRA C-2012 rule 20.9 .

# [2.5.1]

• Bug Fixes

– Fixed ADC conversion sequence priority misconfiguration issue in the ADC\_SetConvSeqAHighPriority() and ADC\_SetConvSeqBHighPriority() APIs.

- Improvements
  - Supported configuration ADC conversion sequence sampling time.

#### [2.5.0]

- Improvements
  - Add missing parameter tag of ADC\_DoOffsetCalibration().
- Bug Fixes
  - Removed a duplicated API with typo in name: ADC\_EnableShresholdCompareInterrupt().

### [2.4.1]

- Bug Fixes
  - Enabled self-calibration after clock divider be changed to make sure the frequency update be taken.

#### [2.4.0]

- New Features
  - Added new API ADC\_DoOffsetCalibration() which supports a specific operation frequency.
- Other Changes
  - Marked the ADC\_DoSelfCalibration(ADC\_Type \*base) as deprecated.
- Bug Fixes
  - Fixed the violations of MISRA C-2012 rules:
    - \* Rule 10.1 10.3 10.4 10.7 10.8 17.7.

#### [2.3.2]

- Improvements
  - Added delay after enabling using the ADC GPADC\_CTRL0 LDO\_POWER\_EN bit for JN5189/QN9090.
- New Features
  - Added support for platforms which have only one ADC sequence control/result register.

### [2.3.1]

- Bug Fixes
  - Avoided writing ADC STARTUP register in ADC\_Init().
  - Fixed Coverity zero divider error in ADC\_DoSelfCalibration().

# [2.3.0]

- Improvements
  - Updated "ADC\_Init()" ADC\_GetChannelConversionResult()" API and "adc\_resolution\_t" structure to match QN9090.
  - Added "ADC\_EnableTemperatureSensor" API.

# [2.2.1]

- Improvements
  - Added a brief delay in uSec after ADC calibration start.

# [2.2.0]

- Improvements
  - Updated "ADC\_DoSelfCalibration" API and "adc\_config\_t" structure to match LPC845.

# [2.1.0]

- Improvements
  - Renamed "ADC\_EnableShresholdCompareInterrupt" to "ADC\_EnableThresholdCompareInterrupt".

# [2.0.0]

• Initial version.

# CLOCK

# [2.4.2]

- Improvements
  - Added lost comments for some enumerations.

# [2.4.1]

- Bug Fixes.
  - Fixed MISRA C-2012 rule 10.1, rule 10.8, rule 12.2, rule 14.4 and so on.

# [2.4.0]

- New feature:
  - Moved SDK\_DelayAtLeastUs function from clock driver to common driver.

# [2.3.0]

• Replace the delay function

# [2.2.1]

• Support 150Mhz core frequency

# [2.2.0]

- New Feature:
  - add new API CLOCK\_GetAdcClkFreq to get adc clock frequence.

# [2.1.0]

- New feature
  - Adding new API CLOCK\_DelayAtLeastUs() to implemente a delay function in unit of microsecond.
- Bug Fix
  - Fix the bug in function CLOCK\_GetPllConfig() to refine the cache feature.

# [2.0.4]

- Bug Fix:
  - Fix C++ build errors in CLOCK\_GetClockAttachId() and CLOCK\_AttachClk().

# [2.0.3]

- Bug Fix:
  - Fix attach incorrect attach\_id.

# [2.0.2]

- New Feature:
  - add get actual clock attach id api to allow users to obtain the actual clock source in target register.
- Bug Fix:
  - The attach clock and get actual clock attach id apis should check combination of two clock source.
- Optimization:
  - Make the judgement statments more clear.
  - Strengthen the compatibility of clock attatch id.
  - Remove some unmeaningful definitions and add some useful ones to enhance readability.

# [2.0.1]

• some minor fixes.

# [2.0.0]

• initial version.

# COMMON

### [2.6.0]

- Bug Fixes
  - Fix CERT-C violations.

### [2.5.0]

- New Features
  - Added new APIs InitCriticalSectionMeasurementContext, DisableGlobalIRQEx and EnableGlobalIRQEx so that user can measure the execution time of the protected sections.

### [2.4.3]

- Improvements
  - Enable irqs that mount under irqsteer interrupt extender.

### [2.4.2]

- Improvements
  - Add the macros to convert peripheral address to secure address or non-secure address.

# [2.4.1]

- Improvements
  - Improve for the macro redefinition error when integrated with zephyr.

#### [2.4.0]

- New Features
  - Added EnableIRQWithPriority, IRQ\_SetPriority, and IRQ\_ClearPendingIRQ for ARM.
  - Added MSDK\_EnableCpuCycleCounter, MSDK\_GetCpuCycleCount for ARM.

#### [2.3.3]

- New Features
  - Added NETC into status group.

# [2.3.2]

- Improvements
  - Make driver aarch64 compatible

# [2.3.1]

- Bug Fixes
  - Fixed MAKE\_VERSION overflow on 16-bit platforms.

# [2.3.0]

- Improvements
  - Split the driver to common part and CPU architecture related part.

# [2.2.10]

- Bug Fixes
  - Fixed the ATOMIC macros build error in cpp files.

# [2.2.9]

- Bug Fixes
  - Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
  - Fixed SDK\_Malloc issue that not allocate memory with required size.

# [2.2.8]

- Improvements
  - Included stddef.h header file for MDK tool chain.
- New Features:
  - Added atomic modification macros.

# [2.2.7]

- Other Change
  - Added MECC status group definition.

# [2.2.6]

- Other Change
  - Added more status group definition.
- Bug Fixes
  - Undef \_\_VECTOR\_TABLE to avoid duplicate definition in cmsis\_clang.h

# [2.2.5]

- Bug Fixes
  - Fixed MISRA C-2012 rule-15.5.

# [2.2.4]

- Bug Fixes
  - Fixed MISRA C-2012 rule-10.4.

# [2.2.3]

- New Features
  - Provided better accuracy of SDK\_DelayAtLeastUs with DWT, use macro SDK\_DELAY\_USE\_DWT to enable this feature.
  - Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.

# [2.2.2]

- New Features
  - Added include RTE\_Components.h for CMSIS pack RTE.

# [2.2.1]

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.

# [2.2.0]

- New Features
  - Moved SDK\_DelayAtLeastUs function from clock driver to common driver.

# [2.1.4]

- New Features
  - Added OTFAD into status group.

# [2.1.3]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.3.

# [2.1.2]

- Improvements
  - Add SUPPRESS\_FALL\_THROUGH\_WARNING() macro for the usage of suppressing fallthrough warning.

# [2.1.1]

- Bug Fixes
  - Deleted and optimized repeated macro.

# [2.1.0]

- New Features
  - Added IRQ operation for XCC toolchain.
  - Added group IDs for newly supported drivers.

# [2.0.2]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.4.

# [2.0.1]

- Improvements
  - Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
  - Added new feature macro switch "FSL\_FEATURE\_HAS\_NO\_NONCACHEABLE\_SECTION" for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
  - Updated the align(x) to **attribute**(aligned(x)) to support MDK v6 armclang compiler.

# [2.0.0]

• Initial version.

# CRC

# [2.1.1]

• Fix MISRA issue.

# [2.1.0]

• Add CRC\_WriteSeed function.

# [2.0.2]

• Fix MISRA issue.

# [2.0.1]

• Fixed KPSDK-13362. MDK compiler issue when writing to WR\_DATA with -O3 optimize for time.

# [2.0.0]

• Initial version.

# **CTIMER**

# [2.3.3]

- Bug Fixes
  - Fix CERT INT30-C INT31-C issue.
  - Make API CTIMER\_SetupPwm and CTIMER\_UpdatePwmDutycycle return fail if pulse width register overflow.

# [2.3.2]

- Bug Fixes
  - Clear unexpected DMA request generated by RESET\_PeripheralReset in API CTIMER\_Init to avoid trigger DMA by mistake.

# [2.3.1]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.7 and 12.2.

# [2.3.0]

- Improvements
  - Added the CTIMER\_SetPrescale(), CTIMER\_GetCaptureValue(), CTIMER\_EnableResetMatchChannel(), CTIMER\_EnableRisingEdgeCapture(), CTIMER\_EnableFallingEdgeCapture(), CTIMER\_SetShadowValue(),APIs Interface to reduce code complexity.

# [2.2.2]

- Bug Fixes
  - Fixed SetupPwm() API only can use match 3 as period channel issue.

# [2.2.1]

- Bug Fixes
  - Fixed use specified channel to setting the PWM period in SetupPwmPeriod() API.
  - Fixed Coverity Out-of-bounds issue.

# [2.2.0]

- Improvements
  - Updated three API Interface to support Users to flexibly configure the PWM period and PWM output.
- Bug Fixes
  - MISRA C-2012 issue fixed: rule 8.4.

# [2.1.0]

- Improvements
  - Added the CTIMER\_GetOutputMatchStatus() API Interface.
  - Added feature macro for FSL\_FEATURE\_CTIMER\_HAS\_NO\_CCR\_CAP2 and FSL\_FEATURE\_CTIMER\_HAS\_NO\_IR\_CR2INT.

### [2.0.3]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.3, 10.4, 10.6, 10.7 and 11.9.

### [2.0.2]

- New Features
  - Added new API "CTIMER\_GetTimerCountValue" to get the current timer count value.
  - Added a control macro to enable/disable the RESET and CLOCK code in current driver.
  - Added a new feature macro to update the API of CTimer driver for lpc8n04.

# [2.0.1]

- Improvements
  - API Interface Change
    - \* Changed API interface by adding CTIMER\_SetupPwmPeriod API and CTIMER\_UpdatePwmPulsePeriod API, which both can set up the right PWM with high resolution.

#### [2.0.0]

• Initial version.

# LPC\_DMA

#### [2.5.3]

- Improvements
  - Add assert in DMA\_SetChannelXferConfig to prevent XFERCOUNT value overflow.

### [2.5.2]

- Bug Fixes
  - Use separate "SET" and "CLR" registers to modify shared registers for all channels, in case of thread-safe issue.

#### [2.5.1]

- Bug Fixes
  - Fixed violation of the MISRA C-2012 rule 11.6.

# [2.5.0]

- Improvements
  - Added a new api DMA\_SetChannelXferConfig to set DMA xfer config.

# [2.4.4]

- Bug Fixes
  - Fixed the issue that DMA\_IRQHandle might generate redundant callbacks.
  - Fixed the issue that DMA driver cannot support channel bigger then 32.
  - Fixed violation of the MISRA C-2012 rule 13.5.

# [2.4.3]

- Improvements
  - Added features FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZEn/FSL\_FEATURE\_DMA0\_DESCRIPTOR\_ to support the descriptor align size not constant in the two instances.

# [2.4.2]

- Bug Fixes
  - Fixed violation of the MISRA C-2012 rule 8.4.

# [2.4.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 5.7, 8.3.

# [2.4.0]

- Improvements
  - Added new APIs DMA\_LoadChannelDescriptor/DMA\_ChannelIsBusy to support polling transfer case.
- Bug Fixes
  - Added address alignment check for descriptor source and destination address.
  - Added DMA\_ALLOCATE\_DATA\_TRANSFER\_BUFFER for application buffer allocation.
  - Fixed the sign-compare warning.
  - Fixed violations of the MISRA C-2012 rules 18.1, 10.4, 11.6, 10.7, 14.4, 16.3, 20.7, 10.8, 16.1, 17.7, 10.3, 3.1, 18.1.

# [2.3.0]

- Bug Fixes
  - Removed DMA\_HandleIRQ prototype definition from header file.
  - Added DMA\_IRQHandle prototype definition in header file.

# [2.2.5]

- Improvements
  - Added new API DMA\_SetupChannelDescriptor to support configuring wrap descriptor.
  - Added wrap support in function DMA\_SubmitChannelTransfer.

# [2.2.4]

- Bug Fixes
  - Fixed the issue that macro DMA\_CHANNEL\_CFER used wrong parameter to calculate DSTINC.

### [2.2.3]

- Bug Fixes
  - Improved DMA driver Deinit function for correct logic order.
- Improvements
  - Added API DMA\_SubmitChannelTransferParameter to support creating head descriptor directly.
  - Added API DMA\_SubmitChannelDescriptor to support ping pong transfer.
  - Added macro DMA\_ALLOCATE\_HEAD\_DESCRIPTOR/DMA\_ALLOCATE\_LINK\_DESCRIPTOR to simplify DMA descriptor allocation.

### [2.2.2]

- Bug Fixes
  - Do not use software trigger when hardware trigger is enabled.

#### [2.2.1]

- Bug Fixes
  - Fixed Coverity issue.

#### [2.2.0]

- Improvements
  - Changed API DMA\_SetupDMADescriptor to non-static.
  - Marked APIs below as deprecated.
    - \* DMA\_PrepareTransfer.
    - \* DMA\_Submit transfer.
  - Added new APIs as below:
    - \* DMA\_SetChannelConfig.
    - \* DMA\_PrepareChannelTransfer.
    - \* DMA\_InstallDescriptorMemory.
    - \* DMA\_SubmitChannelTransfer.
    - \* DMA\_SetChannelConfigValid.

- \* DMA\_DoChannelSoftwareTrigger.
- \* DMA\_LoadChannelTransferConfig.

### [2.0.1]

- Improvements
  - Added volatile for DMA descriptor member xfercfg to avoid optimization.

### [2.0.0]

• Initial version.

### FLASHIAP

### [2.0.6]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 5.6.

# [2.0.5]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 9.1, 10.1 and 10.4.

# [2.0.4]

- Bug Fixes
  - Fixed the violations of MISRA C-2012 rules:
    - \* Rule 10.3 10.4.

# [2.0.3]

• The FLASHIAP driver is marked as deprecated and will be removed in next release. All of its APIs are moved to the IAP driver. The names of FLASHIAP's APIs are updated from FLASHIAP\_XXX() to IAP\_XXX().

# [2.0.2]

• Added the API for extended flash signature

# [2.0.1]

• Removed two incorrect commands.

# [2.0.0]

• Initial version.

# FLEXCOMM

# [2.0.2]

- Bug Fixes
  - Fixed typos in FLEXCOMM15\_DriverIRQHandler().
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 10.8, 11.3, 11.6, 11.8, 11.9, 13.5.
- Improvements
  - Added instance calculation in FLEXCOMM16\_DriverIRQHandler() to align with Flexcomm 14 and 15.

### [2.0.1]

- Improvements
  - Added more IRQHandler code in drivers to adapt new devices.

### [2.0.0]

• Initial version.

### **FMEAS**

### [2.1.1]

- Bug Fixes
  - MISRA C-2012 issues fixed: rule 10.4, rule 10.8.

# [2.1.0]

• Updated "FMEAS\_GetFrequency","FMEAS\_StartMeasure","FMEAS\_IsMeasureComplete" API and add definition to match ASYNC\_SYSCON.

# [2.0.0]

• Initial version ported from LPCOpen.

# GINT

# [2.1.1]

• Improvements

- Added support for platforms with PORT\_POL and PORT\_ENA registers without arrays.

# [2.1.0]

- Improvements
  - Updated for platforms which only has one port.

# [2.0.3]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.8.

# [2.0.2]

- Bug Fixes
  - Fixed issue for MISRA-2012 check.
    - \* Fixed rule 17.7.

# [2.0.1]

• Added control macro to enable/disable the RESET and CLOCK code in current driver.

# [2.0.0]

• Initial version.

# **GPIO**

# [2.1.7]

- Improvements
  - Enhanced GPIO\_PinInit to enable clock internally.

# [2.1.6]

- Bug Fixes
  - Clear bit before set it within GPIO\_SetPinInterruptConfig() API.

# [2.1.5]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 3.1, 10.6, 10.7, 17.7.

# [2.1.4]

- Improvements
  - Added API GPIO\_PortGetInterruptStatus to retrieve interrupt status for whole port.
  - Corrected typos in header file.

# [2.1.3]

- Improvements
  - Updated "GPIO\_PinInit" API. If it has DIRCLR and DIRSET registers, use them at set 1 or clean 0.

# [2.1.2]

- Improvements
  - Removed deprecated APIs.

# [2.1.1]

- Improvements
  - API interface changes:
    - \* Refined naming of APIs while keeping all original APIs, marking them as deprecated. Original APIs will be removed in next release. The mainin change is updating APIs with prefix of \_PinXXX() and \_PorortXXX

# [2.1.0]

- New Features
  - Added GPIO initialize API.

# [2.0.0]

• Initial version.

# I2C

# [2.3.3]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1.
  - Fixed issue that if master only sends address without data during I2C interrupt transfer, address nack cannot be detected.

# [2.3.2]

- Improvement
  - Enable or disable timeout option according to enableTimeout.
- Bug Fixes
  - Fixed timeout value calculation error.
  - Fixed bug that the interrupt transfer cannot recover from the timeout error.

# [2.3.1]

- Improvement
  - Before master transfer with transactional APIs, enable master function while disable slave function and vise versa for slave transfer to avoid the one affecting the other.
- Bug Fixes
  - Fixed bug in I2C\_SlaveEnable that the slave enable/disable should not affect the other register bits.

# [2.3.0]

- Improvement
  - Added new return codes kStatus\_I2C\_EventTimeout and kStatus\_I2C\_SclLowTimeout, and added the check for event timeout and SCL timeout in I2C master transfer.
  - Fixed bug in slave transfer that the address match event should be invoked before not after slave transmit/receive event.

#### [2.2.0]

- New Features
  - Added enumeration \_i2c\_status\_flags to include all previous master and slave status flags, and added missing status flags.
  - Modified I2C\_GetStatusFlags to get all I2C flags.
  - Added API I2C\_ClearStatusFlags to clear all clearable flags not just master flags.
  - Modified master transactional APIs to enable bus event timeout interrupt during transfer, to avoid glitch on bus causing transfer hangs indefinitely.
- Bug Fixes
  - Fixed bug that status flags and interrupt enable masks share the same enumerations by adding enumeration \_i2c\_interrupt\_enable for all master and slave interrupt sources.

### [2.1.0]

- Bug Fixes
  - Fixed bug that during master transfer, when master is nacked during slave probing or sending subaddress, the return status should be kStatus\_I2C\_Addr\_Nak rather than kStatus\_I2C\_Nak.
- Bug Fixes
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.4, 13.5.
- New Features
  - Added macro I2C\_MASTER\_TRANSMIT\_IGNORE\_LAST\_NACK, so that user can configure whether to ignore the last byte being nacked by slave during master transfer.

# [2.0.8]

- Bug Fixes
  - Fixed I2C\_MasterSetBaudRate issue that MSTSCLLOW and MSTSCLHIGH are incorrect when MSTTIME is odd.

# [2.0.7]

- Bug Fixes
  - Two dividers, CLKDIV and MSTTIME are used to configure baudrate. According to reference manual, in order to generate 400kHz baudrate, the clock frequency after CLKDIV must be less than 2mHz. Fixed the bug that, the clock frequency after CLKDIV may be larger than 2mHz using the previous calculation method.
  - Fixed MISRA 10.1 issues.

Fixed wrong baudrate calculation when feature FSL\_FEATURE\_I2C\_PREPCLKFRG\_8MHZ is enabled.

# [2.0.6]

- New Features
  - Added master timeout self-recovery support for feature FSL\_FEATURE\_I2C\_TIMEOUT\_RECOVERY.
- Bug Fixes
  - Eliminated IAR Pa082 warning.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 10.8, 11.3, 11.6, 11.8, 11.9, 13.5.

# [2.0.5]

- Bug Fixes
  - Fixed wrong assignment for datasize in I2C\_InitTransferStateMachineDMA.
  - Fixed wrong working flow in I2C\_RunTransferStateMachineDMA to ensure master can work in no start flag and no stop flag mode.
  - Fixed wrong working flow in I2C\_RunTransferStateMachine and added kReceive-DataBeginState in \_i2c\_transfer\_states to ensure master can work in no start flag and no stop flag mode.
  - Fixed wrong handle state in I2C\_MasterTransferDMAHandleIRQ. After all the data has been transfered or nak is returned, handle state should be changed to idle.
- Improvements
  - Rounded up the calculated divider value in I2C\_MasterSetBaudRate.

# [2.0.4]

- Improvements
  - Updated the I2C\_WATI\_TIMEOUT macro to unified name I2C\_RETRY\_TIMES
  - Updated the "I2C\_MasterSetBaudRate" API to support baudrate configuration for feature QN9090.
- Bug Fixes
  - Fixed build warnning caused by uninitialized variable.
  - Fixed COVERITY issue of unchecked return value in I2C\_RTOS\_Transfer.

# [2.0.3]

- Improvements
  - Unified the component full name to FLEXCOMM I2C(DMA/FREERTOS) driver.

# [2.0.2]

- Improvements
  - In slave IRQ:
    - 1. Changed slave receive process to first set the I2C\_SLVCTL\_SLVCONTINUE\_MASK to acknowledge the received data, then do data receive.
    - 2. Improved slave transmit process to set the I2C\_SLVCTL\_SLVCONTINUE\_MASK immediately after writing the data.

# [2.0.1]

- Improvements
  - Added I2C\_WATI\_TIMEOUT macro to allow users to specify the timeout times for waiting flags in functional API and blocking transfer API.

# [2.0.0]

• Initial version.

# I2S

# [2.3.2]

- Bug Fixes
  - Fixed warning for comparison between pointer and integer.

# [2.3.1]

- Bug Fixes
  - Updated the value of TX/RX software transfer state machine after transfer contents are submitted to avoid race condition.

# [2.3.0]

- Improvements
  - Added api I2S\_InstallDMADescriptorMemory/I2S\_TransferSendLoopDMA/I2S\_TransferReceiveLoopD to support loop transfer.
  - Added api I2S\_EmptyTxFifo to support blocking flush tx fifo.
  - Updated api I2S\_TransferAbortDMA by removed the blocking flush tx fifo from this function.
- Bug Fixes
  - Removed the while loop in abort transfer function to fix the dead loop issue under specific user case.

# [2.2.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 8.4.

# [2.2.1]

- Improvements
  - Added feature FSL\_FEATURE\_FLEXCOMM\_INSTANCE\_I2S\_SUPPORT\_SECONDARY\_CHANNELn for the SOC has parts of instance support secondary channel.
- Bug Fixes
  - Added volatile statement for the state variable of i2s\_handle and enable the mainline channel pair before enable interrupt to avoid the issue of code excution reordering which may cause the interrupt generated unexpectedly.

### [2.2.0]

- Improvements
  - Added 8/16/24 bits mono data format transfer support in I2S driver.
  - Added new apis I2S\_SetBitClockRate.
- Bug Fixes
  - Fixed the PA082 build warning.
  - Fixed the sign-compare warning.
  - Fixed violations of the MISRA C-2012 rules 10.4, 10.8, 11.9, 10.1, 11.3, 13.5, 11.8, 10.3, 10.7.
  - Fixed the Operand don't affect result Coverity issue.

# [2.1.0]

- Improvements
  - Added a feature for the FLEXCOMM which supports I2S and has interconnection with DMIC.
  - Used a feature to control PDMDATA instead of I2S\_CFG1\_PDMDATA.
  - Added member bytesPerFrame in i2s\_dma\_handle\_t, used for DMA transfer width configure, instead of using sizeof(uint32\_t) hardcode.
  - Used the macro provided by DMA driver to define the I2S DMA descriptor.
- Bug Fixes
  - Fixed the issue that I2S DMA driver always generated duplicate callback.

# [2.0.3]

- New Features
  - Added a feature to remove configuration for the second channel on LPC51U68.

# [2.0.2]

- New Features
  - Added ENABLE\_IRQ handle after register I2S interrupt handle.

# [2.0.1]

- Improvements
  - Unified the component full name to FLEXCOMM I2S (DMA) driver.

# [2.0.0]

• Initial version.

# I2S\_DMA

# [2.3.3]

- Bug Fixes
  - Fixed data size limit does not match the macro DMA\_MAX\_TRANSFER\_BYTES issue.

# [2.3.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3.

# [2.3.1]

• Refer I2S driver change log 2.0.1 to 2.3.1

# IAP

# [2.0.7]

- Bug Fixes
  - Fixed IAP\_ReinvokeISP bug that can't support UART ISP auto baud detection.

# [2.0.6]

- Bug Fixes
  - Fixed IAP\_ReinvokeISP wrong parameter setting.

# [2.0.5]

- New Feature
  - Added support config flash memory access time.

# [2.0.4]

- Bug Fixes
  - Fixed the violations of MISRA 2012 rules 9.1
#### [2.0.3]

- New Features
  - Added support for LPC 845's FAIM operation.
  - Added support for LPC 80x's fixed reference clock for flash controller.
  - Added support for LPC 5411x's Read UID command useless situation.
- Improvements
  - Improved the document and code structure.
- Bug Fixes
  - Fixed the violations of MISRA 2012 rules:
    - \* Rule 10.1 10.3 10.4 17.7

# [2.0.2]

- New Features
  - Added an API to read generated signature.
- Bug Fixes
  - Fixed the incorrect board support of IAP\_ExtendedFlashSignatureRead().

# [2.0.1]

- New Features
  - Added an API to read factory settings for some calibration registers.
- Improvements
  - Updated the size of result array in part APIs.

#### [2.0.0]

• Initial version.

#### **INPUTMUX**

#### [2.0.9]

- Improvements
  - Use INPUTMUX\_CLOCKS to initialize the inputmux module clock to adapt to multiple inputmux instances.
  - Modify the API base type from INPUTMUX\_Type to void.

#### [2.0.8]

- Improvements
  - Updated a feature macro usage for function INPUTMUX\_EnableSignal.

# [2.0.7]

- Improvements
  - Release peripheral from reset if necessary in init function.

# [2.0.6]

- Bug Fixes
  - Fixed the documentation wrong in API INPUTMUX\_AttachSignal.

# [2.0.5]

- Bug Fixes
  - Fixed build error because some devices has no sct.

# [2.0.4]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rule 10.4, 12.2 in INPUTMUX\_EnableSignal() function.

# [2.0.3]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.4, 10.7, 12.2.

#### [2.0.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.4, 12.2.

# [2.0.1]

• Support channel mux setting in INPUTMUX\_EnableSignal().

#### [2.0.0]

• Initial version.

# IOCON

# [2.2.0]

- Improvements
  - Removed duplicate macro defintions.
  - Renamed 'IOCON\_I2C\_SLEW' macro to 'IOCON\_I2C\_MODE' to match its companion 'IO-CON\_GPIO\_MODE'. The original is kept as a deprecated symbol.

#### [2.1.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3.

#### [2.1.1]

• Updated left shift format with mask value instead of a constant value to automatically adapt to all platforms.

# [2.1.0]

• Added a new IOCON\_PinMuxSet() function with a feature IOCON\_ONE\_DIMENSION for LPC845MAX board.

#### [2.0.0]

• Initial version.

#### MRT

#### [2.0.5]

- Bug Fixes
  - Fixed CERT INT31-C violations.

#### [2.0.4]

- Improvements
  - Don't reset MRT when there is not system level MRT reset functions.

#### [2.0.3]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.1 and 10.4.
  - Fixed the wrong count value assertion in MRT\_StartTimer API.

#### [2.0.2]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.4.

# [2.0.1]

• Added control macro to enable/disable the RESET and CLOCK code in current driver.

#### [2.0.0]

• Initial version.

#### PINT

#### [2.2.0]

- Fixed
  - Fixed the issue that clear interrupt flag when it's not handled. This causes events to be lost.
- Changed
  - Used one callback for one PINT instance. It's unnecessary to provide different callbacks for all PINT events.

#### [2.1.13]

- Improvements
  - Added instance array for PINT to adapt more devices.
  - Used release reset instead of reset PINT which may clear other related registers out of PINT.

#### [2.1.12]

- Bug Fixes
  - Fixed coverity issue.

# [2.1.11]

- Bug Fixes
  - Fixed MISRA C-2012 rule 10.7 violation.

#### [2.1.10]

- New Features
  - Added the driver support for MCXN10 platform with combined interrupt handler.

#### [2.1.9]

- Bug Fixes
  - Fixed MISRA-2012 rule 8.4.

#### [2.1.8]

- Bug Fixes
  - Fixed MISRA-2012 rule 10.1 rule 10.4 rule 10.8 rule 18.1 rule 20.9.

#### [2.1.7]

- Improvements
  - Added fully support for the SECPINT, making it can be used just like PINT.

# [2.1.6]

- Bug Fixes
  - Fixed the bug of not enabling common pint clock when enabling security pint clock.

# [2.1.5]

- Bug Fixes
  - Fixed issue for MISRA-2012 check.
    - \* Fixed rule 10.1 rule 10.3 rule 10.4 rule 10.8 rule 14.4.
  - Changed interrupt init order to make pin interrupt configuration more reasonable.

# [2.1.4]

- Improvements
  - Added feature to control distinguish PINT/SECPINT relevant interrupt/clock configurations for PINT\_Init and PINT\_Deinit API.
  - Swapped the order of clearing PIN interrupt status flag and clearing pending NVIC interrupt in PINT\_EnableCallback and PINT\_EnableCallbackByIndex function.
  - Bug Fixes
    - \* Fixed build issue caused by incorrect macro definitions.

# [2.1.3]

- Bug fix:
  - Updated PINT\_PinInterruptClrStatus to clear PINT interrupt status when the bit is asserted and check whether was triggered by edge-sensitive mode.
  - Write 1 to IST corresponding bit will clear interrupt status only in edge-sensitive mode and will switch the active level for this pin in level-sensitive mode.
  - Fixed MISRA c-2012 rule 10.1, rule 10.6, rule 10.7.
  - Added FSL\_FEATURE\_SECPINT\_NUMBER\_OF\_CONNECTED\_OUTPUTS to distinguish IRQ relevant array definitions for SECPINT/PINT on lpc55s69 board.
  - Fixed PINT driver c++ build error and remove index offset operation.

# [2.1.2]

- Improvement:
  - Improved way of initialization for SECPINT/PINT in PINT\_Init API.

#### [2.1.1]

- Improvement:
  - Enabled secure pint interrupt and add secure interrupt handle.

#### [2.1.0]

• Added PINT\_EnableCallbackByIndex/PINT\_DisableCallbackByIndex APIs to enable/disable callback by index.

# [2.0.2]

• Added control macro to enable/disable the RESET and CLOCK code in current driver.

# [2.0.1]

- Bug fix:
  - Updated PINT driver to clear interrupt only in Edge sensitive.

# [2.0.0]

• Initial version.

#### POWER

# [2.1.0]

- New features
  - Added BOD control APIs.

### [2.0.0]

• initial version.

# RESET

# [2.4.0]

- Improvements
  - Add RESET\_ReleasePeripheralReset API.

# [2.0.1]

• Update component full\_name to "Reset Driver".

#### [2.0.0]

• initial version.

# RTC

# [2.2.0]

- New Features
  - Created new APIs for the RTC driver.
    - \* RTC\_EnableSubsecCounter
    - \* RTC\_GetSubsecValue

# [2.1.3]

- Bug Fixes
  - Fixed issue that RTC\_GetWakeupCount may return wrong value.

# [2.1.2]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.1, 10.4 and 10.7.

# [2.1.1]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.3 and 11.9.

# [2.1.0]

- Bug Fixes
  - Created new APIs for the RTC driver.
    - \* RTC\_EnableTimer
    - \* RTC\_EnableWakeUpTimerInterruptFromDPD
    - \* RTC\_EnableAlarmTimerInterruptFromDPD
    - \* RTC\_EnableWakeupTimer
    - \* RTC\_GetEnabledWakeupTimer
    - \* RTC\_SetSecondsTimerMatch
    - \* RTC\_GetSecondsTimerMatch
    - \* RTC\_SetSecondsTimerCount
    - \* RTC\_GetSecondsTimerCount
  - deprecated legacy APIs for the RTC driver.
    - \* RTC\_StartTimer
    - \* RTC\_StopTimer
    - \* RTC\_EnableInterrupts
    - \* RTC\_DisableInterrupts
    - \* RTC\_GetEnabledInterrupts

#### [2.0.0]

• Initial version.

#### SCTIMER

#### [2.5.1]

- Bug Fixes
  - Fixed bug in SCTIMER\_SetupCaptureAction: When kSCTIMER\_Counter\_H is selected, events 12-15 and capture registers 12-15 CAPn\_H field can't be used.

#### [2.5.0]

- Improvements
  - Add SCTIMER\_GetCaptureValue API to get capture value in capture registers.

# [2.4.9]

- Improvements
  - Supported platforms which don't have system level SCTIMER reset.

#### [2.4.8]

- Bug Fixes
  - Fixed the issue that the SCTIMER\_UpdatePwmDutycycle() can't writes MATCH\_H bit and RELOADn\_H.

### [2.4.7]

- Bug Fixes
  - Fixed the issue that the SCTIMER\_UpdatePwmDutycycle() can't configure 100% duty cycle PWM.

#### [2.4.6]

- Bug Fixes
  - Fixed the issue where the H register was not written as a word along with the L register.
  - Fixed the issue that the SCTIMER\_SetCOUNTValue() is not configured with high 16 bits in unify mode.

#### [2.4.5]

- Bug Fixes
  - Fix SCT\_EV\_STATE\_STATEMSKn macro build error.

#### [2.4.4]

- Bug Fixes
  - Fix MISRA C-2012 issue 10.8.

#### [2.4.3]

• Bug Fixes

– Fixed the wrong way of writing CAPCTRL and REGMODE registers in SC-TIMER\_SetupCaptureAction.

#### [2.4.2]

- Bug Fixes
  - Fixed SCTIMER\_SetupPwm 100% duty cycle issue.

#### [2.4.1]

- Bug Fixes
  - Fixed the issue that MATCHn\_H bit and RELOADn\_H bit could not be written.

# [2.4.0]

#### [2.3.0]

- Bug Fixes
  - Fixed the potential overflow issue of pulseperiod variable in SC-TIMER\_SetupPwm/SCTIMER\_UpdatePwmDutycycle API.
  - Fixed the issue of SCTIMER\_CreateAndScheduleEvent API does not correctly work with 32 bit unified counter.
  - Fixed the issue of position of clear counter operation in SCTIMER\_Init API.
- Improvements
  - Update SCTIMER\_SetupPwm/SCTIMER\_UpdatePwmDutycycle to support generate 0% and 100% PWM signal.
  - Add SCTIMER\_SetupEventActiveDirection API to configure event activity direction.
  - Update SCTIMER\_StartTimer/SCTIMER\_StopTimer API to support start/stop low counter and high counter at the same time.
  - Add SCTIMER\_SetCounterState/SCTIMER\_GetCounterState API to write/read counter current state value.
  - Update APIs to make it meaningful.
    - \* SCTIMER\_SetEventInState
    - \* SCTIMER\_ClearEventInState
    - \* SCTIMER\_GetEventInState

#### [2.2.0]

- Improvements
  - Updated for 16-bit register access.

# [2.1.3]

- Bug Fixes
  - Fixed the issue of uninitialized variables in SCTIMER\_SetupPwm.
  - Fixed the issue that the Low 16-bit and high 16-bit work independently in SCTIMER driver.
- Improvements
  - Added an enumerable macro of unify counter for user.
    - \* kSCTIMER\_Counter\_U
  - Created new APIs for the RTC driver.
    - \* SCTIMER\_SetupStateLdMethodAction
    - \* SCTIMER\_SetupNextStateActionwithLdMethod
    - \* SCTIMER\_SetCOUNTValue
    - \* SCTIMER\_GetCOUNTValue
    - \* SCTIMER\_SetEventInState
    - \* SCTIMER\_ClearEventInState
    - \* SCTIMER\_GetEventInState
  - Deprecated legacy APIs for the RTC driver.
    - \* SCTIMER\_SetupNextStateAction

# [2.1.2]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.3, 10.4, 10.6, 10.7, 11.9, 14.2 and 15.5.

# [2.1.1]

- Improvements
  - Updated the register and macro names to align with the header of devices.

# [2.1.0]

- Bug Fixes
  - Fixed issue where SCT application level Interrupt handler function is occupied by SCT driver.
  - Fixed issue where wrong value for INSYNC field inside SCTIMER\_Init function.
  - Fixed issue to change Default value for INSYNC field inside SCTIMER\_GetDefaultConfig.

# [2.0.1]

- New Features
  - Added control macro to enable/disable the RESET and CLOCK code in current driver.

#### [2.0.0]

• Initial version.

# SPI

# [2.3.2]

- Bug Fixes
  - Fixed the txData from void \* to const void \* in transmit API

# [2.3.1]

- Improvements
  - Changed SPI\_DUMMYDATA to 0x00.

#### [2.3.0]

• Update version.

#### [2.2.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules.

#### [2.2.1]

- Bug Fixes
  - Fixed MISRA 2012 10.4 issue.
  - Added code to clear FIFOs before transfer using DMA.

#### [2.2.0]

- Bug Fixes
  - Fixed bug that slave gets stuck during interrupt transfer.

#### [2.1.1]

- Improvements
  - Added timeout mechanism when waiting certain states in transfer driver.
- Bug Fixes
  - Fixed MISRA 10.1, 5.7 issues.

# [2.1.0]

- Bug Fixes
  - Fixed Coverity issue of incrementing null pointer in SPI\_TransferHandleIRQInternal.
  - Eliminated IAR Pa082 warnings.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 10.8, 11.3, 11.6, 11.8, 11.9, 13.5.
- New Features
  - Modified the definition of SPI\_SSELPOL\_MASK to support the socs that have only 3 SSEL pins.

#### [2.0.4]

- Bug Fixes
  - Fixed the bug of using read only mode in DMA transfer. In DMA transfer mode, if transfer->txData is NULL, code attempts to read data from the address of 0x0 for configuring the last frame.
  - Fixed wrong assignment of handle->state. During transfer handle->state should be kSPI\_Busy rather than kStatus\_SPI\_Busy.
- Improvements
  - Rounded up the calculated divider value in SPI\_MasterSetBaud.

#### [2.0.3]

- Improvements
  - Added "SPI\_FIFO\_DEPTH(base)" with more definition.

#### [2.0.2]

- Improvements
  - Unified the component full name to FLEXCOMM SPI(DMA/FREERTOS) driver.

#### [2.0.1]

- Changed the data buffer from uint32\_t to uint8\_t which matches the real applications for SPI DMA driver.
- Added dummy data setup API to allow users to configure the dummy data to be transferred.
- Added new APIs for half-duplex transfer function. Users can not only send and receive data by one API in polling/interrupt/DMA way, but choose either to transmit first or to receive first. Besides, the PCS pin can be configured as assert status in transmission (between transmit and receive) by setting the isPcsAssertInTransfer to true.

#### [2.0.0]

• Initial version.

#### SPI\_DMA

#### [2.2.1]

- Bug Fixes
  - Fixed MISRA 2012 11.6 issue..

# [2.2.0]

- Improvements
  - Supported dataSize larger than 1024 data transmit.

### USART

#### [2.8.5]

- Bug Fixes
  - Fixed race condition during call of USART\_EnableTxDMA and USART\_EnableRxDMA.

#### [2.8.4]

• Bug Fixes

 Fixed exclusive access in USART\_TransferReceiveNonBlocking and US-ART\_TransferSendNonBlocking.

#### [2.8.3]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3, 11.8.

# [2.8.2]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 14.2.

#### [2.8.1]

- Bug Fixes
  - Fixed the Baud Rate Generator(BRG) configuration in 32kHz mode.

#### [2.8.0]

- New Features
  - Added the rx timeout interrupts and status flags of bus status.
  - Added new rx timeout configuration item in usart\_config\_t.
  - Added API USART\_SetRxTimeoutConfig for rx timeout configuration.
- Improvements

– When the calculated baudrate cannot meet user's configuration, lower OSR value is allewed to use.

# [2.7.0]

- New Features
  - Added the missing interrupts and status flags of bus status.
  - Added the check of tx error, noise error framing error and parity error in interrupt handler.

#### [2.6.0]

- Improvements
  - Used separate data for TX and RX in usart\_transfer\_t.
- Bug Fixes
  - Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling USART\_TransferReceiveNonBlocking, the received data count returned by USART\_TransferGetReceiveCount is wrong.
- New Features
  - Added missing API USART\_TransferGetSendCountDMA get send count using DMA.

#### [2.5.0]

- New Features
  - Added APIs USART\_GetRxFifoCount/USART\_GetTxFifoCount to get rx/tx FIFO data count.
  - Added APIs USART\_SetRxFifoWatermark/USART\_SetTxFifoWatermark to set rx/tx FIFO water mark.
- Bug Fixes
  - Fixed DMA transfer blocking issue by enabling tx idle interrupt after DMA transmission finishes.

#### [2.4.0]

- New Features
  - Modified usart\_config\_t, USART\_Init and USART\_GetDefaultConfig APIs so that the hardware flow control can be enabled during module initialization.
- Bug Fixes
  - Fixed MISRA 10.4 violation.

#### [2.3.1]

- Bug Fixes
  - Fixed bug that operation on INTENSET, INTENCLR, FIFOINTENSET and FIFOINTENCLR should use bitwise operation not 'or' operation.
  - Fixed bug that if rx interrupt occurrs before TX interrupt is enabled and after txData-Size is configured, the data will be sent early by mistake, thus TX interrupt will be enabled after data is sent out.

- Improvements
  - Added check for baud rate's accuracy that returns kStatus\_USART\_BaudrateNotSupport when the best achieved baud rate is not within 3% error of configured baud rate.

#### [2.3.0]

- New Features
  - Added APIs to configure 9-bit data mode, set slave address and send address.
  - Modified USART\_TransferReceiveNonBlocking and USART\_TransferHandleIRQ to use 9-bit mode in multi-slave system.

#### [2.2.0]

- New Features
  - Added the feature of supporting USART working at 32 kHz clocking mode.
- Improvements
  - Modified USART\_TransferHandleIRQ so that txState will be set to idle only when all data has been sent out to bus.
  - Modified USART\_TransferGetSendCount so that this API returns the real byte count that USART has sent out rather than the software buffer status.
  - Added timeout mechanism when waiting for certain states in transfer driver.
- Bug Fixes
  - Fixed MISRA 10.1 issues.
  - Fixed bug that operation on INTENSET, INTENCLR, FIFOINTENSET and FIFOINTENCLR should use bitwise operation not 'or' operation.
  - Fixed bug that if rx interrupt occurrs before TX interrupt is enabled and after txData-Size is configured, the data will be sent early by mistake, thus TX interrupt will be enabled after data is sent out.

#### [2.1.1]

- Improvements
  - Added check for transmitter idle in USART\_TransferHandleIRQ and US-ART\_TransferSendDMACallback to ensure all the data would be sent out to bus.
  - Modified USART\_ReadBlocking so that if more than one receiver errors occur, all status flags will be cleared and the most severe error status will be returned.
- Bug Fixes
  - Eliminated IAR Pa082 warnings.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 10.8, 11.3, 11.6, 11.8, 11.9, 13.5.

#### [2.1.0]

- New Features
  - Added features to allow users to configure the USART to synchronous transfer(master and slave) mode.
- Bug Fixes
  - Modified USART\_SetBaudRate to get more acurate configuration.

# [2.0.3]

- New Features
  - Added new APIs to allow users to enable the CTS which determines whether CTS is used for flow control.

#### [2.0.2]

- Bug Fixes
  - Fixed the bug where transfer abort APIs could not disable the interrupts. The FIFOIN-TENSET register should not be used to disable the interrupts, so use the FIFOINTENCLR register instead.

#### [2.0.1]

- Improvements
  - Unified the component full name to FLEXCOMM USART (DMA/FREERTOS) driver.

#### [2.0.0]

• Initial version.

#### USART\_DMA

#### [2.6.0]

• Refer USART driver change log 2.0.1 to 2.6.0

#### UTICK

#### [2.0.5]

• Improvements

– Improved for SOC RW610.

#### [2.0.4]

• Bug Fixes

– Fixed compile fail issue of no-supporting PD configuration in utick driver.

#### [2.0.3]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rules: 8.4, 14.4, 17.7

#### [2.0.2]

• Added new feature definition macro to enable/disable power control in drivers for some devices have no power control function.

# [2.0.1]

• Added control macro to enable/disable the CLOCK code in current driver.

#### [2.0.0]

• Initial version.

#### WWDT

#### [2.1.9]

- Bug Fixes
  - Fixed violation of the MISRA C-2012 rule 10.4.

#### [2.1.8]

- Improvements
  - Updated the "WWDT\_Init" API to add wait operation. Which can avoid the TV value read by CPU still be 0xFF (reset value) after WWDT\_Init function returns.

#### [2.1.7]

- Bug Fixes
  - Fixed the issue that the watchdog reset event affected the system from PMC.
  - Fixed the issue of setting watchdog WDPROTECT field without considering the backwards compatibility.
  - Fixed the issue of clearing bit fields by mistake in the function of WWDT\_ClearStatusFlags.

# [2.1.5]

- Bug Fixes
  - deprecated a unusable API in WWWDT driver.
    - \* WWDT\_Disable

# [2.1.4]

- Bug Fixes
  - Fixed violation of the MISRA C-2012 rules Rule 10.1, 10.3, 10.4 and 11.9.
  - Fixed the issue of the inseparable process interrupted by other interrupt source.
    - \* WWDT\_Init

# [2.1.3]

- Bug Fixes
  - Fixed legacy issue when initializing the MOD register.

# [2.1.2]

- Improvements
  - Updated the "WWDT\_ClearStatusFlags" API and "WWDT\_GetStatusFlags" API to match QN9090. WDTOF is not set in case of WD reset. Get info from PMC instead.

# [2.1.1]

- New Features
  - Added new feature definition macro for devices which have no LCOK control bit in MOD register.
  - Implemented delay/retry in WWDT driver.

#### [2.1.0]

- Improvements
  - Added new parameter in configuration when initializing WWDT module. This parameter, which must be set, allows the user to deliver the WWDT clock frequency.

#### [2.0.0]

• Initial version.

# 1.6 Driver API Reference Manual

This section provides a link to the Driver API RM, detailing available drivers and their usage to help you integrate hardware efficiently.

*LPC51U68* 

# **1.7 Middleware Documentation**

Find links to detailed middleware documentation for key components. While not all onboard middleware is covered, this serves as a useful reference for configuration and development.

# 1.7.1 FreeMASTER

freemaster

# 1.7.2 FreeRTOS

**FreeRTOS** 

# **Chapter 2**

# LPC51U68

# 2.1 Clock Driver

enum \_clock\_ip\_name Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock. Values: enumerator kCLOCK\_IpInvalid Invalid Ip Name. enumerator kCLOCK\_Rom Clock gate name: Rom. enumerator kCLOCK Flash Clock gate name: Flash. enumerator kCLOCK\_Fmc Clock gate name: Fmc. enumerator kCLOCK\_InputMux Clock gate name: InputMux. enumerator kCLOCK\_Iocon Clock gate name: Iocon. enumerator kCLOCK\_Gpio0 Clock gate name: Gpio0. enumerator kCLOCK\_Gpio1 Clock gate name: Gpio1. enumerator kCLOCK Pint Clock gate name: Pint. enumerator kCLOCK\_Gint Clock gate name: Gint, GPIO\_GLOBALINT0 and GPIO\_GLOBALINT1 share the same slot enumerator kCLOCK\_Dma Clock gate name: Dma. enumerator kCLOCK\_Crc Clock gate name: Crc.

enumerator kCLOCK\_Wwdt Clock gate name: Wwdt. enumerator kCLOCK\_Rtc Clock gate name: Rtc. enumerator kCLOCK\_Adc0 Clock gate name: Adc0. enumerator kCLOCK Mrt Clock gate name: Mrt. enumerator kCLOCK Sct0 Clock gate name: Sct0. enumerator kCLOCK Utick Clock gate name: Utick. enumerator kCLOCK\_FlexComm0 Clock gate name: FlexComm0. enumerator kCLOCK FlexComm1 Clock gate name: FlexComm1. enumerator kCLOCK\_FlexComm2 Clock gate name: FlexComm2. enumerator kCLOCK\_FlexComm3 Clock gate name: FlexComm3. enumerator kCLOCK FlexComm4 Clock gate name: FlexComm4. enumerator kCLOCK FlexComm5 Clock gate name: FlexComm5. enumerator kCLOCK FlexComm6 Clock gate name: FlexComm6. enumerator kCLOCK\_FlexComm7 Clock gate name: FlexComm7. enumerator kCLOCK MinUart0 Clock gate name: MinUart0. enumerator kCLOCK\_MinUart1 Clock gate name: MinUart1. enumerator kCLOCK\_MinUart2 Clock gate name: MinUart2. enumerator kCLOCK\_MinUart3 Clock gate name: MinUart3. enumerator kCLOCK MinUart4 Clock gate name: MinUart4. enumerator kCLOCK\_MinUart5 Clock gate name: MinUart5. enumerator kCLOCK\_MinUart6 Clock gate name: MinUart6.

enumerator kCLOCK\_MinUart7 Clock gate name: MinUart7. enumerator kCLOCK\_LSpi0 Clock gate name: LSpi0. enumerator kCLOCK\_LSpi1 Clock gate name: LSpi1. enumerator kCLOCK\_LSpi2 Clock gate name: LSpi2. enumerator kCLOCK LSpi3 Clock gate name: LSpi3. enumerator kCLOCK LSpi4 Clock gate name: LSpi4. enumerator kCLOCK\_LSpi5 Clock gate name: LSpi5. enumerator kCLOCK LSpi6 Clock gate name: LSpi6. enumerator kCLOCK\_LSpi7 Clock gate name: LSpi7. enumerator kCLOCK\_BI2c0 Clock gate name: BI2c0. enumerator kCLOCK\_BI2c1 Clock gate name: BI2c1. enumerator kCLOCK BI2c2 Clock gate name: BI2c2. enumerator kCLOCK BI2c3 Clock gate name: BI2c3. enumerator kCLOCK\_BI2c4 Clock gate name: BI2c4. enumerator kCLOCK BI2c5 Clock gate name: BI2c5. enumerator kCLOCK\_BI2c6 Clock gate name: BI2c6. enumerator kCLOCK\_BI2c7 Clock gate name: BI2c7. enumerator kCLOCK\_FlexI2s0 Clock gate name: FlexI2s0. enumerator kCLOCK FlexI2s1 Clock gate name: FlexI2s1. enumerator kCLOCK\_FlexI2s2 Clock gate name: FlexI2s2. enumerator kCLOCK\_FlexI2s3 Clock gate name: FlexI2s3.

enumerator kCLOCK\_FlexI2s4 Clock gate name: FlexI2s4. enumerator kCLOCK\_FlexI2s5 Clock gate name: FlexI2s5. enumerator kCLOCK\_FlexI2s6 Clock gate name: FlexI2s6. enumerator kCLOCK FlexI2s7 Clock gate name: FlexI2s7. enumerator kCLOCK Ct32b2 Clock gate name: Ct32b2. enumerator kCLOCK Usbd0 Clock gate name: Usbd0. enumerator kCLOCK\_Ctimer0 Clock gate name: Ctimer0. enumerator kCLOCK\_Ctimer1 Clock gate name: Ctimer1. enumerator kCLOCK\_Ctimer3 Clock gate name: Ctimer3. enum \_clock\_name Clock name used to get clock frequency. Values: enumerator kCLOCK\_CoreSysClk Core/system clock (aka MAIN\_CLK) enumerator kCLOCK BusClk Bus clock (AHB clock) enumerator kCLOCK\_ClockOut CLOCKOUT enumerator kCLOCK\_FroHf FRO48/96 enumerator kCLOCK\_Fro12M FRO12M enumerator kCLOCK ExtClk External Clock enumerator kCLOCK\_PllOut PLL Output enumerator kCLOCK\_WdtOsc Watchdog Oscillator enumerator kCLOCK\_Frg Frg Clock enumerator kCLOCK\_AsyncApbClk Async APB clock

enumerator kCLOCK\_FlexI2S FlexI2S clock enum \_async\_clock\_src Clock source selections for the asynchronous APB clock. Values: enumerator kCLOCK AsyncMainClk Main System clock enumerator kCLOCK\_AsyncFro12Mhz 12MHz FRO  $enum\_{\rm clock}\_{\rm attach}\_{\rm id}$ The enumerator of clock attach Id. Values: enumerator kFRO12M\_to\_MAIN\_CLK Attach FRO12M to MAIN\_CLK. enumerator kEXT CLK to MAIN CLK Attach EXT\_CLK to MAIN\_CLK. enumerator kWDT\_OSC\_to\_MAIN\_CLK Attach WDT\_OSC to MAIN\_CLK. enumerator kFRO\_HF\_to\_MAIN\_CLK Attach FRO HF to MAIN CLK. enumerator kSYS\_PLL\_to\_MAIN\_CLK Attach SYS\_PLL to MAIN\_CLK. enumerator kOSC32K to MAIN CLK Attach OSC32K to MAIN\_CLK. enumerator kFRO12M to SYS PLL Attach FRO12M to SYS\_PLL. enumerator kEXT\_CLK\_to\_SYS\_PLL Attach EXT\_CLK to SYS\_PLL. enumerator kWDT OSC to SYS PLL Attach WDT\_OSC to SYS\_PLL. enumerator kOSC32K to SYS PLL Attach OSC32K to SYS\_PLL. enumerator kNONE to SYS PLL Attach NONE to SYS PLL. enumerator kMAIN CLK to ASYNC APB Attach MAIN\_CLK to ASYNC\_APB. enumerator kFRO12M\_to\_ASYNC\_APB Attach FRO12M to ASYNC\_APB. enumerator kMAIN CLK to ADC CLK Attach MAIN\_CLK to ADC\_CLK. enumerator kSYS PLL to ADC CLK

Attach SYS\_PLL to ADC\_CLK.

enumerator kFRO\_HF\_to\_ADC\_CLK Attach FRO\_HF to ADC\_CLK. enumerator kNONE\_to\_ADC\_CLK Attach NONE to ADC\_CLK. enumerator kFRO12M\_to\_FLEXCOMM0 Attach FRO12M to FLEXCOMM0. enumerator kFRO\_HF\_to\_FLEXCOMM0 Attach FRO HF to FLEXCOMMO. enumerator kSYS PLL to FLEXCOMM0 Attach SYS\_PLL to FLEXCOMM0. enumerator kMCLK\_to\_FLEXCOMM0 Attach MCLK to FLEXCOMM0. enumerator kFRG\_to\_FLEXCOMM0 Attach FRG to FLEXCOMM0. enumerator kNONE to FLEXCOMM0 Attach NONE to FLEXCOMM0. enumerator kFRO12M\_to\_FLEXCOMM1 Attach FRO12M to FLEXCOMM1. enumerator kFRO\_HF\_to\_FLEXCOMM1 Attach FRO HF to FLEXCOMM1. enumerator kSYS\_PLL\_to\_FLEXCOMM1 Attach SYS PLL to FLEXCOMM1. enumerator kMCLK to FLEXCOMM1 Attach MCLK to FLEXCOMM1. enumerator kFRG to FLEXCOMM1 Attach FRG to FLEXCOMM1. enumerator kNONE\_to\_FLEXCOMM1 Attach NONE to FLEXCOMM1. enumerator kFRO12M to FLEXCOMM2 Attach FRO12M to FLEXCOMM2. enumerator kFRO\_HF\_to\_FLEXCOMM2 Attach FRO HF to FLEXCOMM2. enumerator kSYS\_PLL\_to\_FLEXCOMM2 Attach SYS PLL to FLEXCOMM2. enumerator kMCLK\_to\_FLEXCOMM2 Attach MCLK to FLEXCOMM2. enumerator kFRG to FLEXCOMM2 Attach FRG to FLEXCOMM2.

enumerator kNONE\_to\_FLEXCOMM2 Attach NONE to FLEXCOMM2.

enumerator kFRO12M\_to\_FLEXCOMM3 Attach FRO12M to FLEXCOMM3. enumerator kFRO\_HF\_to\_FLEXCOMM3 Attach FRO\_HF to FLEXCOMM3.

enumerator kSYS\_PLL\_to\_FLEXCOMM3 Attach SYS\_PLL to FLEXCOMM3.

enumerator kMCLK\_to\_FLEXCOMM3 Attach MCLK to FLEXCOMM3.

enumerator kFRG\_to\_FLEXCOMM3 Attach FRG to FLEXCOMM3.

enumerator kNONE\_to\_FLEXCOMM3 Attach NONE to FLEXCOMM3.

enumerator kFRO12M\_to\_FLEXCOMM4 Attach FRO12M to FLEXCOMM4.

enumerator kFRO\_HF\_to\_FLEXCOMM4 Attach FRO\_HF to FLEXCOMM4.

enumerator kSYS\_PLL\_to\_FLEXCOMM4 Attach SYS\_PLL to FLEXCOMM4.

enumerator kMCLK\_to\_FLEXCOMM4 Attach MCLK to FLEXCOMM4.

enumerator kFRG\_to\_FLEXCOMM4 Attach FRG to FLEXCOMM4.

enumerator kNONE\_to\_FLEXCOMM4 Attach NONE to FLEXCOMM4.

enumerator kFRO12M\_to\_FLEXCOMM5 Attach FRO12M to FLEXCOMM5.

enumerator kFRO\_HF\_to\_FLEXCOMM5 Attach FRO\_HF to FLEXCOMM5.

enumerator kSYS\_PLL\_to\_FLEXCOMM5 Attach SYS\_PLL to FLEXCOMM5.

enumerator kMCLK\_to\_FLEXCOMM5 Attach MCLK to FLEXCOMM5.

enumerator kFRG\_to\_FLEXCOMM5 Attach FRG to FLEXCOMM5.

enumerator kNONE\_to\_FLEXCOMM5 Attach NONE to FLEXCOMM5.

enumerator kFRO12M\_to\_FLEXCOMM6 Attach FRO12M to FLEXCOMM6.

enumerator kFRO\_HF\_to\_FLEXCOMM6 Attach FRO\_HF to FLEXCOMM6.

enumerator kSYS\_PLL\_to\_FLEXCOMM6 Attach SYS\_PLL to FLEXCOMM6.

enumerator kMCLK\_to\_FLEXCOMM6 Attach MCLK to FLEXCOMM6. enumerator kFRG\_to\_FLEXCOMM6 Attach FRG to FLEXCOMM6. enumerator kNONE\_to\_FLEXCOMM6 Attach NONE to FLEXCOMM6. enumerator kFRO12M\_to\_FLEXCOMM7 Attach FRO12M to FLEXCOMM7. enumerator kFRO\_HF\_to\_FLEXCOMM7 Attach FRO HF to FLEXCOMM7. enumerator kSYS PLL to FLEXCOMM7 Attach SYS\_PLL to FLEXCOMM7. enumerator kMCLK\_to\_FLEXCOMM7 Attach MCLK to FLEXCOMM7. enumerator kFRG\_to\_FLEXCOMM7 Attach FRG to FLEXCOMM7. enumerator kNONE to FLEXCOMM7 Attach NONE to FLEXCOMM7. enumerator kMAIN\_CLK\_to\_FRG Attach MAIN CLK to FRG. enumerator kSYS\_PLL\_to\_FRG Attach SYS PLL to FRG. enumerator kFRO12M\_to\_FRG Attach FRO12M to FRG. enumerator kFRO HF to FRG Attach FRO\_HF to FRG. enumerator kNONE to FRG Attach NONE to FRG. enumerator kFRO\_HF\_to\_MCLK Attach FRO\_HF to MCLK. enumerator kSYS\_PLL\_to\_MCLK Attach SYS\_PLL to MCLK. enumerator kMAIN\_CLK\_to\_MCLK Attach MAIN CLK to MCLK. enumerator kNONE\_to\_MCLK Attach NONE to MCLK. enumerator kFRO\_HF\_to\_USB\_CLK Attach FRO\_HF to USB\_CLK. enumerator kSYS PLL to USB CLK Attach SYS\_PLL to USB\_CLK. enumerator kMAIN\_CLK\_to\_USB\_CLK Attach MAIN\_CLK to USB\_CLK. enumerator kNONE\_to\_USB\_CLK Attach NONE to USB\_CLK.

enumerator kEXT\_CLK\_to\_CLKOUT Attach EXT\_CLK to CLKOUT.

enumerator kWDT\_OSC\_to\_CLKOUT Attach WDT\_OSC to CLKOUT.

 $\begin{array}{l} \texttt{enumerator } \mathrm{kFRO}_\mathrm{HF\_to}_\mathrm{CLKOUT} \\ \\ \texttt{Attach } \texttt{FRO}_\mathrm{HF} \ \texttt{to } \ \texttt{CLKOUT}. \end{array}$ 

enumerator kSYS\_PLL\_to\_CLKOUT Attach SYS\_PLL to CLKOUT.

enumerator kFRO12M\_to\_CLKOUT Attach FRO12M to CLKOUT.

enumerator kOSC32K\_to\_CLKOUT Attach OSC32K to CLKOUT.

enumerator kNONE\_to\_CLKOUT Attach NONE to CLKOUT.

enumerator kNONE\_to\_NONE Attach NONE to NONE.

enum \_clock\_div\_name

Clock dividers.

Values:

enumerator kCLOCK\_DivSystickClk Systick clock divider.

enumerator kCLOCK\_DivTraceClk Trace clock divider.

enumerator kCLOCK\_DivAhbClk Ahb clock divider.

enumerator kCLOCK\_DivClkOut Clock out divider.

enumerator kCLOCK\_DivAdcAsyncClk Adc Async clock divider.

enumerator kCLOCK\_DivUsbClk Usb clock divier.

enumerator kCLOCK\_DivFrg Frg clock divider.

enumerator kCLOCK\_DivFxI2s0MClk FxI2S0 clock divider.

enum \_clock\_flashtim FLASH Access time definitions. *Values:* enumerator kCLOCK\_Flash1Cycle Flash accesses use 1 CPU clock

enumerator kCLOCK\_Flash2Cycle Flash accesses use 2 CPU clocks enumerator kCLOCK\_Flash3Cycle Flash accesses use 3 CPU clocks enumerator kCLOCK\_Flash4Cycle Flash accesses use 4 CPU clocks enumerator kCLOCK Flash5Cycle Flash accesses use 5 CPU clocks enumerator kCLOCK Flash6Cycle Flash accesses use 6 CPU clocks enumerator kCLOCK Flash7Cycle Flash accesses use 7 CPU clocks  $enum\_{\rm ss\_progmodfm}$ PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the SYS-PLLSSCTRL1 register in the UM. Values: enumerator kSS\_MF\_512 Nss = 512 (fm ? 3.9 - 7.8 kHz) enumerator kSS MF 384 Nss ?= 384 (fm ? 5.2 - 10.4 kHz) enumerator kSS MF 256 Nss = 256 (fm ? 7.8 - 15.6 kHz) enumerator kSS MF 128 Nss = 128 (fm ? 15.6 - 31.3 kHz) enumerator kSS MF 64 Nss = 64 (fm ? 32.3 - 64.5 kHz) enumerator kSS\_MF\_32 Nss = 32 (fm ? 62.5- 125 kHz) enumerator kSS MF 24 Nss ?= 24 (fm ? 83.3- 166.6 kHz) enumerator kSS MF 16 Nss = 16 (fm ? 125- 250 kHz) enum \_ss\_progmoddp PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the SYSPLLSSCTRL1 register in the UM. Values: enumerator kSS MR K0 k = 0 (no spread spectrum) enumerator kSS MR K1 k = 1 enumerator kSS\_MR\_K1\_5

```
k = 1.5
```

```
enumerator kSS_MR_K2

k = 2

enumerator kSS_MR_K3

k = 3

enumerator kSS_MR_K4

k = 4

enumerator kSS_MR_K6

k = 6

enumerator kSS_MR_K8

k = 8
```

 $enum\_\rm{ss\_modwvctrl}$ 

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the SYSPLLSSC-TRL1 register in the UM.

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

Values:

```
enumerator kSS\_MC\_NOC
```

no compensation

```
enumerator kSS_MC_RECC
recommended setting
```

```
enumerator kSS_MC_MAXC
max. compensation
```

#### enum pll error

PLL status definitions.

#### Values:

enumerator kStatus\_PLL\_Success PLL operation was successful

- enumerator kStatus\_PLL\_OutputTooLow PLL output rate request was too low
- enumerator kStatus\_PLL\_OutputTooHigh PLL output rate request was too high
- enumerator kStatus\_PLL\_InputTooLow PLL input rate is too low

```
enumerator kStatus_PLL_InputTooHigh
PLL input rate is too high
```

```
enumerator kStatus_PLL_OutsideIntLimit
Requested output rate isn't possible
```

```
enum\_{\rm clock\_usb\_src}
```

USB clock source definition.

Values:

enumerator kCLOCK\_UsbSrcFro Use FRO 96 or 48 MHz. enumerator kCLOCK\_UsbSrcSystemPll Use System PLL output.

enumerator kCLOCK\_UsbSrcMainClock Use Main clock.

enumerator kCLOCK\_UsbSrcNone Use None, this may be selected in order to reduce power when no output is needed.

typedef enum \_*clock\_ip\_name* clock\_ip\_name\_t Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

typedef enum\_*clock\_name* clock\_name\_t Clock name used to get clock frequency.

typedef enum \_*async\_clock\_src* async\_clock\_src\_t Clock source selections for the asynchronous APB clock.

typedef enum  $_clock_attach_id clock_attach_id_t$ The enumerator of clock attach Id.

typedef enum\_*clock\_div\_name* clock\_div\_name\_t Clock dividers.

typedef enum \_*clock\_flashtim* clock\_flashtim\_t FLASH Access time definitions.

 $typedef~enum\_ss\_progmodfm~{\rm ss\_progmodfm\_t}$ 

PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the SYS-PLLSSCTRL1 register in the UM.

 $typedef\,enum\_ss\_progmoddp\, \rm ss\_progmoddp\_t$ 

PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the SYSPLLSSCTRL1 register in the UM.

 $typedef\,enum\_ss\_modwvctrl\,{\rm ss\_modwvctrl\_t}$ 

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the SYSPLLSSC-TRL1 register in the UM.

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

typedef struct \_pll\_config pll\_config\_t

PLL configuration structure.

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

 $typedef\,struct\_pll\_setup\,\,\mathrm{pll\_setup\_t}$ 

PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

typedef enum \_*pll\_error* pll\_error\_t

PLL status definitions.

 $typedef\,enum\_clock\_usb\_src\_t$ 

USB clock source definition.

static inline void CLOCK\_EnableClock(clock\_ip\_name\_t clk)

static inline void CLOCK\_DisableClock(clock\_ip\_name\_t clk)

static inline void CLOCK\_SetFLASHAccessCycles(clock\_flashtim\_t clks)

Set FLASH memory access time in clocks.

#### Parameters

\* clks -: Clock cycles for FLASH access

#### Returns

Nothing

status\_t CLOCK\_SetupFROClocking(uint32\_t iFreq)

Initialize the Core clock to given frequency (12, 48 or 96 MHz). Turns on FRO and uses default CCO, if freq is 12000000, then high speed output is off, else high speed output is enabled.

#### **Parameters**

• iFreq – : Desired frequency (must be one of CLK\_FRO\_12MHZ or CLK\_FRO\_48MHZ or CLK\_FRO\_96MHZ)

#### Returns

returns success or fail status.

void CLOCK\_AttachClk(clock\_attach\_id\_t connection)

Configure the clock selection muxes.

#### Parameters

• connection – : Clock to be configured.

#### Returns

Nothing

clock\_attach\_id\_t CLOCK\_GetClockAttachId(clock\_attach\_id\_t attachId)

Get the actual clock attach id. This fuction uses the offset in input attach id, then it reads the actual source value in the register and combine the offset to obtain an actual attach id.

#### Parameters

• attachId – : Clock attach id to get.

#### Returns

Clock source value.

void CLOCK\_SetClkDiv(clock\_div\_name\_t div\_name, uint32\_t divided\_by\_value, bool reset)
 Setup peripheral clock dividers.

#### **Parameters**

- div\_name : Clock divider name
- divided\_by\_value Value to be divided
- reset : Whether to reset the divider counter.

#### Returns

# Nothing

void CLOCK\_SetFLASHAccessCyclesForFreq(uint32\_t iFreq)

Set the flash wait states for the input freugency.

#### Parameters

• iFreq - : Input frequency

**Returns** Nothing uint32\_t CLOCK\_GetFreq(*clock\_name\_t* clockName)

Return Frequency of selected clock.

# Returns

Frequency of selected clock

 $uint32\_t\ {\rm CLOCK\_GetFRGInputClock}(void)$ 

Return Input frequency for the Fractional baud rate generator.

# Returns

Input Frequency for FRG

uint32\_t CLOCK\_SetFRGClock(uint32\_t freq)

Set output of the Fractional baud rate generator.

# Parameters

• freq – : Desired output frequency

# Returns

Error Code 0 - fail 1 - success

uint32\_t CLOCK\_GetFro12MFreq(void) Return Frequency of FRO 12MHz.

# Returns

Frequency of FRO 12MHz

 $uint32\_t \ {\rm CLOCK\_GetExtClkFreq}(void) \\ Return \ Frequency \ of \ External \ Clock. \\$ 

#### Returns

Frequency of External Clock. If no external clock is used returns 0.

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetWdtOscFreq}(void)$ 

Return Frequency of Watchdog Oscillator.

#### Returns

Frequency of Watchdog Oscillator

uint32\_t CLOCK\_GetFroHfFreq(void) Return Frequency of High-Freq output of FRO.

# Returns

Frequency of High-Freq output of FRO

 $uint32\_t \, \mathrm{CLOCK}\_\mathrm{GetPllOutFreq}(void)$ 

Return Frequency of PLL.

# Returns

Frequency of PLL

uint32\_t CLOCK\_GetOsc32KFreq(void)

# Return Frequency of 32kHz osc.

# Returns

Frequency of 32kHz osc

 $uint32\_t \, \mathrm{CLOCK}\_\mathrm{GetCoreSysClkFreq}(void)$ 

# Return Frequency of Core System.

# Returns

Frequency of Core System

 $uint32\_t\ \mathrm{CLOCK}\_\mathrm{GetI2SMClkFreq}(void)$ 

Return Frequency of I2S MCLK Clock.

#### Returns

Frequency of I2S MCLK Clock

 $uint32\_t \ \mathrm{CLOCK\_GetFlexCommClkFreq}(uint32\_t \ id)$ 

Return Frequency of Flexcomm functional Clock.

#### Returns

Frequency of Flexcomm functional Clock

 $uint32\_t \ \mathrm{CLOCK}\_\mathrm{GetUsbClkFreq}(void)$ 

brief Return Frequency of Usb Clock return Frequency of Usb Clock.

 $uint32\_t\ {\rm CLOCK\_GetAdcClkFreq}(void)$ 

Return Frequency of Adc Clock.

#### Returns

Frequency of Adc Clock.

 $uint32\_t\ {\rm CLOCK\_GetClockOutClkFreq}(void)$ 

Return Frequency of ClockOut.

# Returns

Frequency of ClockOut

\_\_\_STATIC\_INLINE async\_clock\_src\_t CLOCK\_GetAsyncApbClkSrc (void) Return Asynchronous APB Clock source.

#### Returns

Asynchronous APB CLock source

uint32\_t CLOCK\_GetAsyncApbClkFreq(void) Return Frequency of Asynchronous APB Clock.

#### Returns

Frequency of Asynchronous APB Clock Clock

 $uint32\_t \ {\rm CLOCK\_GetSystemPLLInClockRate}(void)$ 

Return System PLL input clock rate.

#### Returns

System PLL input clock rate

 $uint32\_t\ {\rm CLOCK\_GetSystemPLLOutClockRate}(bool\ recompute)$ 

Return System PLL output clock rate.

**Note:** The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

#### Parameters

• recompute – : Forces a PLL rate recomputation if true

#### Returns

System PLL output clock rate

\_\_STATIC\_INLINE void CLOCK\_SetBypassPLL (bool bypass)

Enables and disables PLL bypass mode.

bypass : true to bypass PLL (PLL output = PLL input, false to disable bypass

#### Returns

System PLL output clock rate

\_STATIC\_INLINE bool CLOCK\_IsSystemPLLLocked (void)

Check if PLL is locked or not.

#### Returns

true if the PLL is locked, false if not locked

 $void \ \mathrm{CLOCK\_SetStoredPLLClockRate}(uint32\_t \ rate)$ 

Store the current PLL rate.

#### Parameters

-  $\operatorname{rate}$  – Current rate of the PLL

#### Returns

Nothing

 $uint32\_t \ {\rm CLOCK\_GetSystemPLLOutFromSetup}(\textit{pll\_setup\_t *pSetup})$ 

Return System PLL output clock rate from setup structure.

#### Parameters

• pSetup -: Pointer to a PLL setup structure

#### Returns

System PLL output clock rate calculated from the setup structure

pll\_error\_t CLOCK\_SetupPLLData(pll\_config\_t \*pControl, pll\_setup\_t \*pSetup)

Set PLL output based on the passed PLL setup data.

**Note:** Actual frequency for setup may vary from the desired frequency based on the accuracy of input clocks, rounding, non-fractional PLL mode, etc.

#### Parameters

- $\operatorname{pControl}$  : Pointer to populated PLL control structure to generate setup with
- pSetup -: Pointer to PLL setup structure to be filled

#### Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

pll\_error\_t CLOCK\_SetupSystemPLLPrec(pll\_setup\_t \*pSetup, uint32\_t flagcfg)

Set PLL output from PLL setup structure (precise frequency)

**Note:** This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### Parameters

- pSetup -: Pointer to populated PLL setup structure
- ${\rm flagcfg}$  : Flag configuration for PLL config structure

#### Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code
pll\_error\_t CLOCK\_SetPLLFreq(const pll\_setup\_t \*pSetup)

Set PLL output from PLL setup structure (precise frequency)

**Note:** This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### **Parameters**

• pSetup -: Pointer to populated PLL setup structure

#### Returns

kStatus\_PLL\_Success on success, or PLL setup error code

void CLOCK\_SetupSystemPLLMult(uint32\_t multiply\_by, uint32\_t input\_freq)
 Set PLL output based on the multiplier and input frequency.

**Note:** Unlike the Chip\_Clock\_SetupSystemPLLPrec() function, this function does not disable or enable PLL power, wait for PLL lock, or adjust system voltages. These must be done in the application. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

#### **Parameters**

- multiply\_by -: multiplier
- input\_freq -: Clock input frequency of the PLL

#### Returns

Nothing

static inline void CLOCK\_DisableUsbfs0Clock(void)

Disable USB FS clock.

Disable USB FS clock.

bool CLOCK\_EnableUsbfs0Clock(clock\_usb\_src\_t src, uint32\_t freq)

#### FSL\_CLOCK\_DRIVER\_VERSION

CLOCK driver version 2.4.2.

SDK\_DEVICE\_MAXIMUM\_CPU\_CLOCK\_FREQUENCY

#### CLOCK\_USR\_CFG\_PLL\_CONFIG\_CACHE\_COUNT

User-defined the size of cache for CLOCK\_PllGetConfig() function.

Once define this MACRO to be non-zero value, CLOCK\_PllGetConfig() function would cache the recent calulation and accelerate the execution to get the right settings.

FLEXCOMM\_CLOCKS

Clock ip name array for FLEXCOMM.

LPUART\_CLOCKS

Clock ip name array for LPUART.

BI2C\_CLOCKS

Clock ip name array for BI2C.

LPSI\_CLOCKS

Clock ip name array for LSPI.

# FLEXI2S\_CLOCKS

Clock ip name array for FLEXI2S.

#### UTICK\_CLOCKS

Clock ip name array for UTICK.

#### DMA\_CLOCKS

Clock ip name array for DMA.

#### CTIMER\_CLOCKS

Clock ip name array for CT32B.

#### GPIO\_CLOCKS

Clock ip name array for GPIO.

#### ADC CLOCKS

Clock ip name array for ADC.

#### MRT\_CLOCKS

Clock ip name array for MRT.

#### SCT\_CLOCKS

Clock ip name array for MRT.

#### RTC\_CLOCKS

Clock ip name array for RTC.

#### WWDT\_CLOCKS

Clock ip name array for WWDT.

#### CRC\_CLOCKS

Clock ip name array for CRC.

#### USBD\_CLOCKS

Clock ip name array for USBD.

#### GINT\_CLOCKS

Clock ip name array for GINT. GINT0 & GINT1 share same slot.

#### CLK\_GATE\_REG\_OFFSET\_SHIFT

Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

#### ${\rm CLK\_GATE\_REG\_OFFSET\_MASK}$

#### $\mathbf{CLK\_GATE\_BIT\_SHIFT\_SHIFT}$

## CLK\_GATE\_BIT\_SHIFT\_MASK

#### CLK\_GATE\_DEFINE(reg\_offset, bit\_shift)

#### ${\rm CLK\_GATE\_ABSTRACT\_REG\_OFFSET}(x)$

#### $\mathrm{CLK\_GATE\_ABSTRACT\_BITS\_SHIFT}(x)$

#### AHB\_CLK\_CTRL0

#### AHB\_CLK\_CTRL1

#### ASYNC\_CLK\_CTRL0

#### CLK\_ATTACH\_ID(mux, sel, pos)

Clock Mux Switches The encoding is as follows each connection identified is 32bits wide while 24bits are valuable starting from LSB upwards.

[4 bits for choice, 0 means invalid choice] [8 bits mux ID]\*

- $\mathrm{MUX}\_\mathrm{A}(\text{mux, sel})$
- MUX\_B(mux, sel, selector)
- ${\rm GET\_ID\_ITEM}(connection)$
- ${\rm GET\_ID\_NEXT\_ITEM}(connection)$
- GET\_ID\_ITEM\_MUX(connection)
- GET\_ID\_ITEM\_SEL(connection)
- ${\rm GET\_ID\_SELECTOR}(connection)$
- CM\_MAINCLKSELA
- CM\_MAINCLKSELB
- CM\_CLKOUTCLKSELA
- CM\_CLKOUTCLKSELB
- CM\_SYSPLLCLKSEL
- $\rm CM\_USBPLLCLKSEL$
- $\rm CM\_AUDPLLCLKSEL$
- $\rm CM\_SCTPLLCLKSEL$
- CM\_ADCASYNCCLKSEL
- CM\_USBCLKSEL
- CM\_USB1CLKSEL
- $\rm CM\_FXCOMCLKSEL0$
- $\rm CM\_FXCOMCLKSEL1$
- $\rm CM\_FXCOMCLKSEL2$
- $\rm CM\_FXCOMCLKSEL3$
- $\rm CM\_FXCOMCLKSEL4$
- CM\_FXCOMCLKSEL5
- CM\_FXCOMCLKSEL6
- $\rm CM\_FXCOMCLKSEL7$
- CM\_FXCOMCLKSEL8
- CM\_FXCOMCLKSEL9
- $\rm CM\_FXCOMCLKSEL10$
- CM\_FXCOMCLKSEL11
- CM\_FXI2S0MCLKCLKSEL
- $\rm CM\_FXI2S1MCLKCLKSEL$
- CM\_FRGCLKSEL

#### CM\_ASYNCAPB

PLL\_CONFIGFLAG\_USEINRATE

PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.

When the PLL\_CONFIGFLAG\_USEINRATE flag is selected, the 'InputRate' field in the configuration structure must be assigned with the expected PLL frequency. If the PLL\_CONFIGFLAG\_USEINRATE is not used, 'InputRate' is ignored in the configuration function and the driver will determine the PLL rate from the currently selected PLL source. This flag might be used to configure the PLL input clock more accurately when using the WDT oscillator or a more dyanmic CLKIN source.

When the PLL\_CONFIGFLAG\_FORCENOFRACT flag is selected, the PLL hardware for the automatic bandwidth selection, Spread Spectrum (SS) support, and fractional M-divider are not used.

Flag to use InputRate in PLL configuration structure for setup

PLL\_CONFIGFLAG\_FORCENOFRACT

Force non-fractional output mode, PLL output will not use the fractional, automatic bandwidth, or \ SS hardware

 $PLL\_SETUPFLAG\_POWERUP$ 

PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.

Setup will power on the PLL after setup

PLL\_SETUPFLAG\_WAITLOCK

Setup will wait for PLL lock, implies the PLL will be pwoered on

- PLL\_SETUPFLAG\_ADGVOLT Optimize system voltage for the new PLL rate
- PLL SETUPFLAG USEFEEDBACKDIV2

Use feedback divider by 2 in divider path

 $uint32\_t \; {\rm desiredRate}$ 

Desired PLL rate in Hz

#### $uint32\_t \; {\rm inputRate}$

PLL input clock in Hz, only used if PLL\_CONFIGFLAG\_USEINRATE flag is set

#### uint32\_t flags

PLL configuration flags, Or'ed value of PLL\_CONFIGFLAG\_\* definitions

ss\_progmodfm\_t ss\_mf

SS Programmable modulation frequency, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag

#### $ss_progmoddp_t ss_mr$

SS Programmable frequency modulation depth, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag

#### *ss\_modwvctrl\_t* ss\_mc

SS Modulation waveform control, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag

 $bool \; \mathrm{mfDither}$ 

false for fixed modulation frequency or true for dithering, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag

 $uint32_t$  syspllctrl

PLL control register SYSPLLCTRL

 $uint32\_t \; {\rm syspllndec}$ 

PLL NDEC register SYSPLLNDEC

 $uint32\_t \; {\rm syspllpdec}$ 

PLL PDEC register SYSPLLPDEC

 $uint32_t sysplessctrl[2]$ 

PLL SSCTL registers SYSPLLSSCTRL

 $uint32\_t \; \mathrm{pllRate}$ 

Acutal PLL rate

 $uint32\_t~{\rm flags}$ 

PLL setup flags, Or'ed value of PLL\_SETUPFLAG\_\* definitions

#### $struct\_pll\_config$

*#include <fsl\_clock.h>* PLL configuration structure.

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

 $struct\_pll\_setup$ 

*#include <fsl\_clock.h>* PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

# 2.2 CRC: Cyclic Redundancy Check Driver

#### FSL\_CRC\_DRIVER\_VERSION

CRC driver version. Version 2.1.1.

Current version: 2.1.1

Change log:

- Version 2.0.0
  - initial version
- Version 2.0.1
  - add explicit type cast when writing to WR\_DATA
- Version 2.0.2
  - Fix MISRA issue
- Version 2.1.0
  - Add CRC\_WriteSeed function
- Version 2.1.1
  - Fix MISRA issue

enum \_crc\_polynomial

CRC polynomials to use.

Values:

enumerator kCRC\_Polynomial\_CRC\_CCITT

```
x^16+x^12+x^5+1
```

enumerator kCRC\_Polynomial\_CRC\_16  $x^{16+x^{15+x^{2+1}}}$ 

enumerator kCRC\_Polynomial\_CRC\_32 x^32+x^26+x^23+x^22+x^{16+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1}

typedef enum \_*crc\_polynomial* crc\_polynomial\_t CRC polynomials to use.

typedef struct \_*crc\_config* crc\_config\_t

CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

void CRC\_Init(CRC\_Type \*base, const crc\_config\_t \*config)

Enables and configures the CRC peripheral module.

This functions enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

#### Parameters

- base CRC peripheral address.
- config CRC module configuration structure.

static inline void CRC\_Deinit(CRC\_Type \*base)

Disables the CRC peripheral module.

This functions disables the CRC peripheral clock in the LPC SYSCON block.

#### Parameters

• base – CRC peripheral address.

void CRC\_Reset(CRC\_Type \*base) resets CRC peripheral module.

#### Parameters

• base – CRC peripheral address.

 $void \ {\rm CRC\_WriteSeed}({\rm CRC\_Type}\ * base,\ uint32\_t\ seed)$ 

Write seed to CRC peripheral module.

#### Parameters

- base CRC peripheral address.
- seed CRC Seed value.

void CRC\_GetDefaultConfig(crc\_config\_t \*config)

Loads default values to CRC protocol configuration structure.

Loads default values to CRC protocol configuration structure. The default values are:

```
config->polynomial = kCRC_Polynomial_CRC_CCITT;
config->reverseIn = false;
config->complementIn = false;
config->reverseOut = false;
config->complementOut = false;
config->seed = 0xFFFFU;
```

• config – CRC protocol configuration structure

void CRC\_GetConfig(CRC\_Type \*base, crc\_config\_t \*config)

Loads actual values configured in CRC peripheral to CRC protocol configuration structure.

The values, including seed, can be used to resume CRC calculation later.

#### Parameters

- base CRC peripheral address.
- config CRC protocol configuration structure

void CRC\_WriteData(CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize) Writes data to the CRC module.

Writes input data buffer bytes to CRC data register.

#### Parameters

- base CRC peripheral address.
- data Input data stream, MSByte in data[0].
- dataSize Size of the input data buffer in bytes.

static inline uint32\_t CRC\_Get32bitResult(CRC\_Type \*base)

Reads 32-bit checksum from the CRC module.

Reads CRC data register.

#### Parameters

• base – CRC peripheral address.

#### Returns

final 32-bit checksum, after configured bit reverse and complement operations.

static inline uint16\_t CRC\_Get16bitResult(CRC\_Type \*base)

Reads 16-bit checksum from the CRC module.

Reads CRC data register.

#### Parameters

• base – CRC peripheral address.

#### Returns

final 16-bit checksum, after configured bit reverse and complement operations.

#### $CRC\_DRIVER\_USE\_CRC16\_CCITT\_FALSE\_AS\_DEFAULT$

Default configuration structure filled by CRC\_GetDefaultConfig(). Uses CRC-16/CCITT-FALSE as default.

 $struct\_crc\_config$ 

*#include <fsl\_crc.h>* CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

#### **Public Members**

*crc\_polynomial\_t* polynomial CRC polynomial.

bool reverseIn

Reverse bits on input.

bool complementIn Perform 1's complement on input. bool reverseOut Reverse bits on output. bool complementOut Perform 1's complement on output. uint32\_t seed Starting checksum value.

# 2.3 CTIMER: Standard counter/timers

Note: This API should be called at the beginning of the application before using the driver.

#### **Parameters**

- base Ctimer peripheral base address
- config Pointer to the user configuration structure.

void CTIMER\_Deinit(CTIMER\_Type \*base)

Gates the timer clock.

#### Parameters

• base – Ctimer peripheral base address

void CTIMER\_GetDefaultConfig(ctimer\_config\_t \*config)

Fills in the timers configuration structure with the default settings.

#### The default values are:

 $\begin{array}{l} {\rm config->mode} = {\rm kCTIMER\_TimerMode};\\ {\rm config->input} = {\rm kCTIMER\_Capture\_0};\\ {\rm config->prescale} = 0; \end{array}$ 

#### Parameters

• config – Pointer to the user configuration structure.

*status\_t* CTIMER\_SetupPwmPeriod(**CTIMER\_Type \*base, const** *ctimer\_match\_t* pwmPeriodChannel, *ctimer\_match\_t* matchChannel,

uint32\_t pwmPeriod, uint32\_t pulsePeriod, bool enableInt)

Configures the PWM signal parameters.

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

**Note:** When setting PWM output from multiple output pins, all should use the same PWM period

- base Ctimer peripheral base address
- pwmPeriodChannel Specify the channel to control the PWM period
- matchChannel Match pin to be used to output the PWM signal
- pwmPeriod PWM period match value
- pulsePeriod Pulse width match value
- enableInt Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated.

#### Returns

kStatus\_Success on success kStatus\_Fail If matchChannel is equal to pwmPeriodChannel; this channel is reserved to set the PWM cycle If PWM pulse width register value is larger than 0xFFFFFFF.

Configures the PWM signal parameters.

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

**Note:** When setting PWM output from multiple output pins, all should use the same PWM frequency. Please use CTIMER\_SetupPwmPeriod to set up the PWM with high resolution.

#### Parameters

- base Ctimer peripheral base address
- pwmPeriodChannel Specify the channel to control the PWM period
- matchChannel Match pin to be used to output the PWM signal
- dutyCyclePercent PWM pulse width; the value should be between 0 to 100
- pwmFreq\_Hz PWM signal frequency in Hz
- srcClock\_Hz Timer counter clock in Hz
- enableInt Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated.

static inline void CTIMER\_UpdatePwmPulsePeriod(CTIMER\_Type \*base, ctimer\_match\_t matchChannel, uint32\_t pulsePeriod)

Updates the pulse period of an active PWM signal.

#### Parameters

- base Ctimer peripheral base address
- matchChannel Match pin to be used to output the PWM signal
- pulsePeriod New PWM pulse width match value

Updates the duty cycle of an active PWM signal.

**Note:** Please use CTIMER\_SetupPwmPeriod to update the PWM with high resolution. This function can manually assign the specified channel to set the PWM cycle.

#### **Parameters**

- base Ctimer peripheral base address
- pwmPeriodChannel Specify the channel to control the PWM period
- matchChannel Match pin to be used to output the PWM signal
- $\operatorname{dutyCyclePercent}$  New PWM pulse width; the value should be between 0 to 100

#### Returns

kStatus\_Success on success kStatus\_Fail If PWM pulse width register value is larger than 0xFFFFFFF.

 $static\ inline\ void\ {\rm CTIMER\_EnableInterrupts} (CTIMER\_Type\ *base,\ uint32\_t\ mask)$ 

Enables the selected Timer interrupts.

#### Parameters

- base Ctimer peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration ctimer\_interrupt\_enable\_t

 $static \ inline \ void \ {\rm CTIMER\_DisableInterrupts}(CTIMER\_Type \ *base, \ uint 32\_t \ mask)$ 

Disables the selected Timer interrupts.

#### **Parameters**

- base Ctimer peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration ctimer\_interrupt\_enable\_t

static inline uint32\_t CTIMER\_GetEnabledInterrupts(CTIMER\_Type \*base)

Gets the enabled Timer interrupts.

#### Parameters

• base – Ctimer peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration ctimer\_interrupt\_enable\_t

static inline uint32\_t CTIMER\_GetStatusFlags(CTIMER\_Type \*base)

Gets the Timer status flags.

#### **Parameters**

• base – Ctimer peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration ctimer\_status\_flags\_t

static inline void CTIMER\_ClearStatusFlags(CTIMER\_Type \*base, uint32\_t mask)

#### Clears the Timer status flags.

#### **Parameters**

• base – Ctimer peripheral base address

• mask – The status flags to clear. This is a logical OR of members of the enumeration ctimer\_status\_flags\_t static inline void CTIMER\_StartTimer(CTIMER\_Type \*base) Starts the Timer counter. **Parameters** • base – Ctimer peripheral base address static inline void CTIMER\_StopTimer(CTIMER\_Type \*base) Stops the Timer counter. **Parameters** • base – Ctimer peripheral base address FSL\_CTIMER\_DRIVER\_VERSION Version 2.3.3  $enum\_ctimer\_capture\_channel$ List of Timer capture channels. Values: enumerator kCTIMER\_Capture\_0 Timer capture channel 0 enumerator kCTIMER\_Capture\_1 Timer capture channel 1 enumerator kCTIMER\_Capture\_3 Timer capture channel 3 enum \_\_ctimer\_\_capture\_\_edge List of capture edge options. Values: enumerator kCTIMER Capture RiseEdge Capture on rising edge enumerator kCTIMER Capture FallEdge Capture on falling edge enumerator kCTIMER\_Capture\_BothEdge Capture on rising and falling edge enum ctimer match List of Timer match registers. Values: enumerator kCTIMER\_Match\_0 Timer match register 0 enumerator kCTIMER\_Match\_1 Timer match register 1 enumerator kCTIMER\_Match\_2 Timer match register 2 enumerator kCTIMER\_Match\_3 Timer match register 3

enumctimerexternalmatch List of external match.
Values:
enumerator kCTIMER_External_Match_0 External match 0
enumerator kCTIMER_External_Match_1 External match 1
enumerator kCTIMER_External_Match_2 External match 2
enumerator kCTIMER_External_Match_3 External match 3
enumctimermatch_outputcontrol
List of output control options.
Values:
enumerator kCTIMER_Output_NoAction No action is taken
enumerator kCTIMER_Output_Clear Clear the EM bit/output to 0
enumerator kCTIMER_Output_Set Set the EM bit/output to 1
enumerator kCTIMER_Output_Toggle Toggle the EM bit/output
enum _ctimer_timer_mode List of Timer modes.
Values:
enumerator kCTIMER_TimerMode
enumerator kCTIMER_IncreaseOnRiseEdge
enumerator kCTIMER_IncreaseOnFallEdge
enumerator kCTIMER_IncreaseOnBothEdge
enumctimerinterruptenable List of Timer interrupts.
Values:
enumerator kCTIMER_Match0InterruptEnable Match 0 interrupt
enumerator kCTIMER_Match1InterruptEnable Match 1 interrupt
enumerator kCTIMER_Match2InterruptEnable Match 2 interrupt
enumerator kCTIMER_Match3InterruptEnable Match 3 interrupt

 $enum\_ctimer\_status\_flags$ 

List of Timer flags.

Values:

enumerator kCTIMER\_Match0Flag

Match 0 interrupt flag

enumerator kCTIMER\_Match1Flag

Match 1 interrupt flag

 $enumerator \ \mathrm{kCTIMER\_Match2Flag}$ 

Match 2 interrupt flag

enumerator kCTIMER\_Match3Flag Match 3 interrupt flag

enum ctimer callback type t

Callback type when registering for a callback. When registering a callback an array of function pointers is passed the size could be 1 or 8, the callback type will tell that.

Values:

enumerator kCTIMER\_SingleCallback

Single Callback type where there is only one callback for the timer. based on the status flags different channels needs to be handled differently

 $enumerator \ {\rm kCTIMER\_MultipleCallback}$ 

Multiple Callback type where there can be 8 valid callbacks, one per channel. for both match/capture

 $typedef\ enum\_ctimer\_capture\_channel\_t$ 

List of Timer capture channels.

typedef enum \_*ctimer\_capture\_edge* ctimer\_capture\_edge\_t List of capture edge options.

```
typedef enum _ctimer_match ctimer_match_t
List of Timer match registers.
```

- typedef enum \_*ctimer\_external\_match* ctimer\_external\_match\_t List of external match.
- typedef enum\_*ctimer\_match\_output\_control* ctimer\_match\_output\_control\_t List of output control options.
- typedef enum\_*ctimer\_timer\_mode* ctimer\_timer\_mode\_t List of Timer modes.

typedef enum\_*ctimer\_interrupt\_enable* ctimer\_interrupt\_enable\_t List of Timer interrupts.

typedef enum \_*ctimer\_status\_flags* ctimer\_status\_flags\_t List of Timer flags.

typedef void (\*ctimer\_callback\_t)(uint32\_t flags)

typedef struct\_*ctimer\_match\_config* ctimer\_match\_config\_t Match configuration.

This structure holds the configuration settings for each match register.

 $typedef \ struct\_ctimer\_config \ ctimer\_config\_t$ 

Timer configuration structure.

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the CTIMER\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

Setup the match register.

User configuration is used to setup the match value and action to be taken when a match occurs.

#### Parameters

- base Ctimer peripheral base address
- matchChannel Match register to configure
- config Pointer to the match configuration structure

uint32\_t CTIMER\_GetOutputMatchStatus(CTIMER\_Type \*base, uint32\_t matchChannel)

Get the status of output match.

This function gets the status of output MAT, whether or not this output is connected to a pin. This status is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH.

#### **Parameters**

- base Ctimer peripheral base address
- matchChannel External match channel, user can obtain the status of multiple match channels at the same time by using the logic of "|" enumeration ctimer\_external\_match\_t

#### Returns

The mask of external match channel status flags. Users need to use the \_ctimer\_external\_match type to decode the return variables.

#### Setup the capture.

#### Parameters

- base Ctimer peripheral base address
- capture Capture channel to configure
- edge Edge on the channel that will trigger a capture
- enableInt Flag to enable channel interrupts, if enabled then the registered call back is called upon capture

static inline uint32\_t CTIMER\_GetTimerCountValue(CTIMER\_Type \*base)

Get the timer count value from TC register.

#### Parameters

• base – Ctimer peripheral base address.

#### Returns

return the timer count value.

void CTIMER\_RegisterCallBack(CTIMER\_Type \*base, ctimer\_callback\_t \*cb\_func, ctimer\_callback\_type\_t cb\_type)

Register callback.

This function configures CTimer Callback in following modes:

- Single Callback: cb\_func should be pointer to callback function pointer For example: ctimer\_callback\_t ctimer\_callback = pwm\_match\_callback; CTIMER\_RegisterCallBack(CTIMER, &ctimer\_callback, kCTIMER\_SingleCallback);
- Multiple Callback: cb\_func should be pointer to array of callback function pointers Each element corresponds to Interrupt Flag in IR register. For example: ctimer\_callback\_t ctimer\_callback\_table[] = { ctimer\_match0\_callback, NULL, NULL, ctimer\_match3\_callback, NULL, NULL, NULL, NULL}; CTIMER\_RegisterCallBack(CTIMER, &ctimer\_callback\_table[0], kC-TIMER\_MultipleCallback);

#### **Parameters**

- base Ctimer peripheral base address
- cb\_func Pointer to callback function pointer
- cb\_type callback function type, singular or multiple

static inline void CTIMER\_Reset(CTIMER\_Type \*base)

#### Reset the counter.

The timer counter and prescale counter are reset on the next positive edge of the APB clock.

#### Parameters

• base – Ctimer peripheral base address

static inline void CTIMER\_SetPrescale(CTIMER\_Type \*base, uint32\_t prescale)

Setup the timer prescale value.

Specifies the maximum value for the Prescale Counter.

#### Parameters

- base Ctimer peripheral base address
- $\bullet \ {\rm prescale} Prescale \ value$

 $static\ inline\ uint 32\_t\ CTIMER\_GetCaptureValue(CTIMER\_Type\ *base,\ ctimer\_capture\_channel\_t$ 

capture)

Get capture channel value.

Get the counter/timer value on the corresponding capture channel.

#### Parameters

- base Ctimer peripheral base address
- capture Select capture channel

#### Returns

The timer count capture value.

Enable reset match channel.

Set the specified match channel reset operation.

#### Parameters

• base – Ctimer peripheral base address

- match match channel used
- enable Enable match channel reset operation.

Enable stop match channel.

Set the specified match channel stop operation.

#### Parameters

- base Ctimer peripheral base address.
- match match channel used.
- enable Enable match channel stop operation.

Enable reload channel falling edge.

Enable the specified match channel reload match shadow value.

#### Parameters

- base Ctimer peripheral base address.
- $\bullet {\rm match}-match$  channel used.
- enable Enable .

static inline void CTIMER\_EnableRisingEdgeCapture(CTIMER\_Type \*base,

ctimer\_capture\_channel\_t capture, bool
enable)

Enable capture channel rising edge.

Sets the specified capture channel for rising edge capture.

#### Parameters

- ${\rm base}$  Ctimer peripheral base address.
- capture capture channel used.
- enable Enable rising edge capture.

static inline void CTIMER\_EnableFallingEdgeCapture(CTIMER\_Type \*base,

ctimer\_capture\_channel\_t capture, bool
enable)

Enable capture channel falling edge.

Sets the specified capture channel for falling edge capture.

#### Parameters

- base Ctimer peripheral base address.
- capture capture channel used.
- enable Enable falling edge capture.

#### 

Set the specified match shadow channel.

- base Ctimer peripheral base address.
- match match channel used.

• matchvalue – Reload the value of the corresponding match register.

 $struct\_ctimer\_match\_config$ 

#include <fsl\_ctimer.h> Match configuration.

This structure holds the configuration settings for each match register.

#### **Public Members**

 $uint32\_t {\rm matchValue}$ 

This is stored in the match register

 $bool \ {\rm enableCounterReset}$ 

true: Match will reset the counter false: Match will not reser the counter

bool enableCounterStop

true: Match will stop the counter false: Match will not stop the counter

ctimer\_match\_output\_control\_t outControl

Action to be taken on a match on the EM bit/output

 $bool \, {\rm outPinInitState}$ 

Initial value of the EM bit/output

bool enableInterrupt

true: Generate interrupt upon match false: Do not generate interrupt on match

 $struct\_ctimer\_config$ 

*#include <fsl\_ctimer.h>* Timer configuration structure.

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the CTIMER\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### **Public Members**

 $ctimer\_timer\_mode\_t \ \mathrm{mode}$ 

Timer mode

ctimer\_capture\_channel\_t input

Input channel to increment the timer, used only in timer modes that rely on this input signal to increment TC

uint32\_t prescale Prescale value

## 2.4 DMA: Direct Memory Access Controller Driver

void DMA\_Init(DMA\_Type \*base)

Initializes DMA peripheral.

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

• base – DMA peripheral base address.

 $void \ \mathrm{DMA\_Deinit}(DMA\_Type \ *base)$ 

Deinitializes DMA peripheral.

This function gates the DMA clock.

#### Parameters

• base – DMA peripheral base address.

 $void \ {\rm DMA\_InstallDescriptorMemory}(DMA\_Type \ *base, void \ *addr)$ 

Install DMA descriptor memory.

This function used to register DMA descriptor memory for linked transfer, a typical case is ping pong transfer which will request more than one DMA descriptor memory space, althrough current DMA driver has a default DMA descriptor buffer, but it support one DMA descriptor for one channel only.

#### Parameters

- base DMA base address.
- $\bullet ~{\rm addr}$  – DMA descriptor address

 $static\ inline\ bool\ {\rm DMA\_ChannelIsActive}(DMA\_Type\ *base,\ uint32\_t\ channel)$ 

Return whether DMA channel is processing transfer.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Returns

True for active state, false otherwise.

static inline bool DMA\_ChannelIsBusy(DMA\_Type \*base, uint32\_t channel)

#### Return whether DMA channel is busy.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Returns

True for busy state, false otherwise.

static inline void DMA\_EnableChannelInterrupts(DMA\_Type \*base, uint32\_t channel) Enables the interrupt source for the DMA transfer.

#### **Parameters**

- ${\rm base}$  DMA peripheral base address.
- channel DMA channel number.

static inline void DMA\_DisableChannelInterrupts(DMA\_Type \*base, uint32\_t channel) Disables the interrupt source for the DMA transfer.

#### **Parameters**

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA\_EnableChannel(DMA\_Type \*base, uint32\_t channel)

Enable DMA channel.

#### Parameters

• base – DMA peripheral base address.

• channel – DMA channel number.

 $static \ in line \ void \ {\rm DMA\_DisableChannel}(DMA\_Type \ *base, \ uint 32\_t \ channel)$ 

Disable DMA channel.

## Parameters

- ${\rm base}$  DMA peripheral base address.
- channel DMA channel number.

static inline void DMA\_EnableChannelPeriphRq(DMA\_Type \*base, uint32\_t channel) Set PERIPHREQEN of channel configuration register.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA\_DisableChannelPeriphRq(DMA\_Type \*base, uint32\_t channel) Get PERIPHREQEN value of channel configuration register.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Returns

True for enabled PeriphRq, false for disabled.

void DMA\_ConfigureChannelTrigger(DMA\_Type \*base, uint32\_t channel, *dma\_channel\_trigger\_t* \*trigger)

## Set trigger settings of DMA channel.

#### Deprecated:

Do not use this function. It has been superceded by DMA\_SetChannelConfig.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- trigger trigger configuration.

#### set channel config.

This function provide a interface to configure channel configuration reisters.

#### Parameters

- base DMA base address.
- channel DMA channel number.
- trigger channel configurations structure.
- isPeriph true is periph request, false is not.

static inline uint32\_t DMA\_SetChannelXferConfig(bool reload, bool clrTrig, bool intA, bool intB, uint8\_t width, uint8\_t srcInc, uint8\_t dstInc,

uint32\_t bytes)

DMA channel xfer transfer configurations.

#### Parameters

- reload true is reload link descriptor after current exhaust, false is not
- +  $\operatorname{clrTrig}$  true is clear trigger status, wait software trigger, false is not
- intA enable interruptA
- intB enable interruptB
- width transfer width
- srcInc source address interleave size
- dstInc destination address interleave size
- bytes transfer bytes

#### Returns

The vaule of xfer config

 $uint32\_t \ \mathrm{DMA\_GetRemainingBytes}(DMA\_Type \ *base, \ uint32\_t \ channel)$ 

Gets the remaining bytes of the current DMA descriptor transfer.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Returns

The number of bytes which have not been transferred yet.

static inline void DMA\_SetChannelPriority(DMA\_Type \*base, uint32\_t channel, dma\_priority\_t  $\$ 

#### priority)

Set priority of channel configuration register.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- priority Channel priority value.

static inline *dma\_priority\_t* DMA\_GetChannelPriority(**DMA\_Type \*base, uint32\_t channel**) Get priority of channel configuration register.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Returns

Channel priority value.

static inline void DMA\_SetChannelConfigValid(DMA\_Type \*base, uint32\_t channel) Set channel configuration valid.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.

#### Parameters

• base – DMA peripheral base address.

• channel – DMA channel number.

static inline void DMA\_LoadChannelTransferConfig(DMA\_Type \*base, uint32\_t channel, uint32\_t xfer)

Load channel transfer configurations.

#### Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- xfer transfer configurations.

void DMA\_CreateDescriptor(*dma\_descriptor\_t* \*desc, *dma\_xfercfg\_t* \*xfercfg, void \*srcAddr, void \*dstAddr, void \*nextDesc)

Create application specific DMA descriptor to be used in a chain in transfer.

#### Deprecated:

Do not use this function. It has been superceded by DMA\_SetupDescriptor.

#### Parameters

- ${\rm desc}$  DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- srcAddr Address of last item to transmit
- dstAddr Address of last item to receive.
- nextDesc Address of next descriptor in chain.

#### setup dma descriptor

Note: This function do not support configure wrap descriptor.

#### Parameters

- $\mathrm{desc}$  DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- srcStartAddr Start address of source address.
- ${\rm dstStartAddr}$  Start address of destination address.
- nextDesc Address of next descriptor in chain.

setup dma channel descriptor

Note: This function support configure wrap descriptor.

- desc DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- ${\rm srcStartAddr}$  Start address of source address.
- + dstStartAddr Start address of destination address.
- nextDesc Address of next descriptor in chain.

- wrapType burst wrap type.
- burstSize burst size, reference \_dma\_burst\_size.

load channel transfer decriptor.

This function can be used to load desscriptor to driver internal channel descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

a. for the polling transfer, application can allocate a local descriptor memory table to prepare a descriptor firstly and then call this api to load the configured descriptor to driver descriptor table.

DMA\_Init(DMA0); DMA\_EnableChannel(DMA0, DEMO\_DMA\_CHANNEL); DMA\_SetupDescriptor(desc, xferCfg, s\_srcBuffer, &s\_destBuffer[0], NULL); DMA\_LoadChannelDescriptor(DMA0, DEMO\_DMA\_CHANNEL, (dma\_descriptor\_t \*)desc); DMA\_DoChannelSoftwareTrigger(DMA0, DEMO\_DMA\_CHANNEL); while(DMA\_ChannelIsBusy(DMA0, DEMO\_DMA\_CHANNEL)) {}

#### Parameters

- base DMA base address.
- channel DMA channel.
- descriptor configured DMA descriptor.

void DMA\_AbortTransfer(dma\_handle\_t \*handle)

Abort running transfer by handle.

This function aborts DMA transfer specified by handle.

#### Parameters

• handle – DMA handle pointer.

void DMA\_CreateHandle(*dma\_handle\_t* \*handle, DMA\_Type \*base, uint32\_t channel) Creates the DMA handle.

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

#### Parameters

- handle DMA handle pointer. The DMA handle stores callback function and parameters.
- base DMA peripheral base address.
- channel DMA channel number.

void DMA\_SetCallback(*dma\_handle\_t* \*handle, *dma\_callback* callback, void \*userData) Installs a callback function for the DMA transfer.

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

- handle DMA handle pointer.
- callback DMA callback function pointer.
- userData Parameter for callback function.

void DMA\_PrepareTransfer(*dma\_transfer\_config\_t* \*config, void \*srcAddr, void \*dstAddr, uint32\_t byteWidth, uint32\_t transferBytes, *dma\_transfer\_type\_t* type, void \*nextDesc)

Prepares the DMA transfer structure.

#### Deprecated:

Do not use this function. It has been superceded by DMA\_PrepareChannelTransfer. This function prepares the transfer configuration structure according to the user input.

**Note:** The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

#### **Parameters**

- config The user configuration structure of type dma\_transfer\_t.
- srcAddr DMA transfer source address.
- dstAddr DMA transfer destination address.
- byteWidth DMA transfer destination address width(bytes).
- transferBytes DMA transfer bytes to be transferred.
- type DMA transfer type.
- nextDesc Chain custom descriptor to transfer.

void DMA\_PrepareChannelTransfer(*dma\_channel\_config\_t* \*config, void \*srcStartAddr, void \*dstStartAddr, uint32\_t xferCfg, *dma\_transfer\_type\_t* type, *dma\_channel\_trigger\_t* \*trigger, void \*nextDesc)

Prepare channel transfer configurations.

This function used to prepare channel transfer configurations.

#### Parameters

- config Pointer to DMA channel transfer configuration structure.
- $\bullet\ {\rm srcStartAddr}- source\ start\ address.$
- dstStartAddr destination start address.
- xferCfg xfer configuration, user can reference DMA\_CHANNEL\_XFER about to how to get xferCfg value.
- type transfer type.
- trigger DMA channel trigger configurations.
- nextDesc address of next descriptor.

status\_t DMA\_SubmitTransfer(dma\_handle\_t \*handle, dma\_transfer\_config\_t \*config)
Submits the DMA transfer request.

#### Deprecated:

Do not use this function. It has been superceded by DMA\_SubmitChannelTransfer.

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

#### **Parameters**

- handle DMA handle pointer.
- config Pointer to DMA transfer configuration structure.

#### Return values

- kStatus\_DMA\_Success It means submit transfer request succeed.
- kStatus\_DMA\_QueueFull It means TCD queue is full. Submit transfer request is not allowed.
- kStatus\_DMA\_Busy It means the given channel is busy, need to submit request later.

void DMA\_SubmitChannelTransferParameter(*dma\_handle\_t* \*handle, uint32\_t xferCfg, void

\*srcStartAddr, void \*dstStartAddr, void \*nextDesc)

Submit channel transfer paramter directly.

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

a. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

DMA\_SetChannelConfig(base, channel, trigger, isPeriph); DMA\_CreateHandle(handle, base, channel) DMA\_SubmitChannelTransferParameter(handle, DMA\_CHANNEL\_XFER(reload, clrTrig, → intA, intB, width, srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, NULL); DMA\_StartTransfer(handle)

b. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

define link descriptor table in application with macro DMA\_ALLOCATE\_LINK\_DESCRIPTOR(nextDesc[3]);

DMA\_SetupDescriptor(nextDesc0, DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width,  $\hookrightarrow$  srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc1);

DMA\_SetupDescriptor(nextDesc1, DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width,  $\leftrightarrow$  srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc2);

DMA\_SetupDescriptor(nextDesc2, DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width, rcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, NULL);

DMA\_SetChannelConfig(base, channel, trigger, isPeriph);

DMA\_CreateHandle(handle, base, channel)

 ${\rm DMA\_SubmitChannelTransferParameter(handle, \, {\rm DMA\_CHANNEL\_XFER(reload, \, clrTrig,\_), and a statement of the statement$ 

 $\rightarrow$  intA, intB, width, srcInc, dstInc,

bytes), srcStartAddr, dstStartAddr, nextDesc0);

DMA\_StartTransfer(handle);

- $\bullet \ {\rm handle} {\rm Pointer} \ to \ {\rm DMA} \ handle.$
- xferCfg xfer configuration, user can reference DMA\_CHANNEL\_XFER about to how to get xferCfg value.
- ${\rm srcStartAddr}$  source start address.
- dstStartAddr destination start address.

• nextDesc - address of next descriptor.

void DMA SubmitChannelDescriptor(dma\_handle\_t \*handle, dma\_descriptor\_t \*descriptor) Submit channel descriptor.

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, this functiono is typical for the ping pong case:

a. for the ping pong case, application should responsible for the descriptor, for example, application should prepare two descriptor table with macro.

define link descriptor table in application with macro DMA ALLOCATE LINK DESCRIPTOR(nextDesc[2]);

DMA SetupDescriptor(nextDesc0, DMA CHANNEL XFER(reload, clrTrig, intA, intB, width,  $\rightarrow$  srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc1);

DMA SetupDescriptor(nextDesc1, DMA CHANNEL XFER(reload, clrTrig, intA, intB, width,  $\rightarrow$  srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc0);

DMA\_SetChannelConfig(base, channel, trigger, isPeriph);

DMA\_CreateHandle(handle, base, channel)

DMA\_SubmitChannelDescriptor(handle, nextDesc0);

DMA\_StartTransfer(handle);

#### **Parameters**

- handle Pointer to DMA handle.
- descriptor descriptor to submit.
- status\_t DMA SubmitChannelTransfer(dma\_handle\_t \*handle, dma\_channel\_config\_t \*config)

Submits the DMA channel transfer request.

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time. It is used for the case:

a. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

DMA CreateHandle(handle, base, channel) DMA PrepareChannelTransfer(config.srcStartAddr.dstStartAddr.xferCfg.type,trigger,NULL); DMA SubmitChannelTransfer(handle, config) DMA StartTransfer(handle)

b. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

```
define link descriptor table in application with macro
 DMA ALLOCATE LINK DESCRIPTOR(nextDesc);
 DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
\rightarrow srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
 DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
\rightarrow srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
 DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
\rightarrow srcInc, dstInc, bytes),
```

(continued from previous page)

srcStartAddr, dstStartAddr, NULL); DMA\_CreateHandle(handle, base, channel)

 $DMA\_PrepareChannelTransfer (config, srcStartAddr, dstStartAddr, xferCfg, type, trigger, tri$ 

 $\rightarrow$ nextDesc0);

DMA\_SubmitChannelTransfer(handle, config)

DMA\_StartTransfer(handle)

c. for the ping pong case, application should responsible for link descriptor, for example, application should prepare two descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

define link descriptor table in application with macro DMA\_ALLOCATE\_LINK\_DESCRIPTOR(nextDesc);

DMA\_SetupDescriptor(nextDesc0, DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width,  $\rightarrow$  srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc1);

DMA\_SetupDescriptor(nextDesc1, DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width,  $\rightarrow$  srcInc, dstInc, bytes),

 $srcStartAddr,\,dstStartAddr,\,nextDesc0);$ 

DMA\_CreateHandle(handle, base, channel)

DMA\_PrepareChannelTransfer(config,srcStartAddr,dstStartAddr,xferCfg,type,trigger, →nextDesc0);

 $DMA\_SubmitChannelTransfer(handle,\,config)$ 

```
{\rm DMA\_StartTransfer(handle)}
```

#### **Parameters**

- handle DMA handle pointer.
- config Pointer to DMA transfer configuration structure.

#### **Return values**

- kStatus\_DMA\_Success It means submit transfer request succeed.
- kStatus\_DMA\_QueueFull It means TCD queue is full. Submit transfer request is not allowed.
- kStatus\_DMA\_Busy It means the given channel is busy, need to submit request later.

#### void DMA\_StartTransfer(dma\_handle\_t \*handle)

#### DMA start transfer.

This function enables the channel request. User can call this function after submitting the transfer request It will trigger transfer start with software trigger only when hardware trigger is not used.

#### Parameters

• handle – DMA handle pointer.

#### $void \ \mathrm{DMA\_IRQHandle}(DMA\_Type \ *base)$

DMA IRQ handler for descriptor transfer complete.

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

#### Parameters

• base – DMA base address.

FSL_DMA_DRIVER_VERSION DMA driver version.	
Version 2.5.3.	
_dma_transfer_status DMA transfer status Values:	
enumerator kStatus_DMA_Busy Channel is busy and can't handle the transfer request	t.
_dma_addr_interleave_size dma address interleave size	
Values:	
enumerator kDMA_AddressInterleave0xWidth dma source/destination address no interleave	
enumerator kDMA_AddressInterleave1xWidth dma source/destination address interleave 1xwidth	
enumerator kDMA_AddressInterleave2xWidth dma source/destination address interleave 2xwidth	
enumerator kDMA_AddressInterleave4xWidth dma source/destination address interleave 3xwidth	
_dma_transfer_width dma transfer width <i>Values:</i>	
enumerator kDMA_Transfer8BitWidth dma channel transfer bit width is 8 bit	
enumerator kDMA_Transfer16BitWidth dma channel transfer bit width is 16 bit	
enumerator kDMA_Transfer32BitWidth dma channel transfer bit width is 32 bit	
enum _dma_priority DMA channel priority.	
Values:	
enumerator kDMA_ChannelPriority0 Highest channel priority - priority 0	
enumerator kDMA_ChannelPriority1 Channel priority 1	
enumerator kDMA_ChannelPriority2 Channel priority 2	
enumerator kDMA_ChannelPriority3 Channel priority 3	
enumerator kDMA_ChannelPriority4 Channel priority 4	

enumerator kDMA\_ChannelPriority5 **Channel priority 5** enumerator kDMA\_ChannelPriority6 Channel priority 6 enumerator kDMA\_ChannelPriority7 Lowest channel priority - priority 7 enum \_dma\_int DMA interrupt flags. Values: enumerator kDMA IntA DMA interrupt flag A enumerator kDMA IntB DMA interrupt flag B enumerator kDMA IntError DMA interrupt flag error enum \_dma\_trigger\_type DMA trigger type. Values: enumerator kDMA\_NoTrigger Trigger is disabled enumerator kDMA\_LowLevelTrigger Low level active trigger enumerator kDMA HighLevelTrigger High level active trigger enumerator kDMA FallingEdgeTrigger Falling edge active trigger enumerator kDMA RisingEdgeTrigger Rising edge active trigger \_dma\_burst\_size DMA burst size Values: enumerator kDMA BurstSize1 burst size 1 transfer enumerator kDMA BurstSize2 burst size 2 transfer enumerator kDMA BurstSize4 burst size 4 transfer  $enumerator \rm kDMA\_BurstSize8$ burst size 8 transfer enumerator kDMA BurstSize16 burst size 16 transfer

enumerator kDMA BurstSize32 burst size 32 transfer enumerator kDMA BurstSize64 burst size 64 transfer enumerator kDMA BurstSize128 burst size 128 transfer enumerator kDMA BurstSize256 burst size 256 transfer enumerator kDMA BurstSize512 burst size 512 transfer enumerator kDMA BurstSize1024 burst size 1024 transfer  $enum\_dma\_trigger\_burst$ DMA trigger burst. Values: enumerator kDMA\_SingleTransfer Single transfer enumerator kDMA LevelBurstTransfer Burst transfer driven by level trigger enumerator kDMA EdgeBurstTransfer1 Perform 1 transfer by edge trigger enumerator kDMA EdgeBurstTransfer2 Perform 2 transfers by edge trigger enumerator kDMA\_EdgeBurstTransfer4 Perform 4 transfers by edge trigger enumerator kDMA EdgeBurstTransfer8 Perform 8 transfers by edge trigger enumerator kDMA EdgeBurstTransfer16 Perform 16 transfers by edge trigger enumerator kDMA\_EdgeBurstTransfer32 Perform 32 transfers by edge trigger enumerator kDMA EdgeBurstTransfer64 Perform 64 transfers by edge trigger enumerator kDMA EdgeBurstTransfer128 Perform 128 transfers by edge trigger enumerator kDMA\_EdgeBurstTransfer256 Perform 256 transfers by edge trigger enumerator kDMA EdgeBurstTransfer512 Perform 512 transfers by edge trigger enumerator kDMA EdgeBurstTransfer1024 Perform 1024 transfers by edge trigger

enum _dma_burst_wrap DMA burst wrapping.	
Values:	
enumerator kDMA_NoWrap Wrapping is disabled	
enumerator kDMA_SrcWrap Wrapping is enabled for source	
enumerator kDMA_DstWrap Wrapping is enabled for destination	
enumerator kDMA_SrcAndDstWrap Wrapping is enabled for source and destination	
enum _dma_transfer_type DMA transfer type.	
Values:	
enumerator kDMA_MemoryToMemory Transfer from memory to memory (increment source and destinat	ion)
enumerator kDMA_PeripheralToMemory Transfer from peripheral to memory (increment only destination)	
enumerator kDMA_MemoryToPeripheral Transfer from memory to peripheral (increment only source)	
enumerator kDMA_StaticToStatic Peripheral to static memory (do not increment source or destinatic	on)
typedef struct _ <i>dma_descriptor</i> dma_descriptor_t DMA descriptor structure.	
typedef struct _ <i>dma_xfercfg</i> dma_xfercfg_t DMA transfer configuration.	
typedef enum _ <i>dma_priority</i> dma_priority_t DMA channel priority.	
typedef enum _ <i>dma_int</i> dma_irq_t DMA interrupt flags.	
typedef enum _ <i>dma_trigger_type</i> dma_trigger_type_t DMA trigger type.	
typedef enum _ <i>dma_trigger_burst</i> dma_trigger_burst_t DMA trigger burst.	
typedef enum _ <i>dma_burst_wrap</i> dma_burst_wrap_t DMA burst wrapping.	
typedef enum _ <i>dma_transfer_type</i> dma_transfer_type_t DMA transfer type.	
typedef struct _ <i>dma_channel_trigger</i> dma_channel_trigger_t DMA channel trigger.	
typedef struct _ <i>dma_channel_config</i> dma_channel_config_t DMA channel trigger.	

typedef struct \_*dma\_transfer\_config* dma\_transfer\_config\_t DMA transfer configuration.

typedef void (\* $dma_callback$ )(struct \_*dma\_handle* \*handle, void \*userData, bool transferDone, uint32\_t intmode)

Define Callback function for DMA.

typedef struct \_*dma\_handle* dma\_handle\_t DMA transfer handle structure.

- DMA\_MAX\_TRANSFER\_COUNT DMA max transfer size.
- FSL\_FEATURE\_DMA\_NUMBER\_OF\_CHANNELSn(x) DMA channel numbers.

FSL\_FEATURE\_DMA\_MAX\_CHANNELS

- FSL\_FEATURE\_DMA\_ALL\_CHANNELS
- FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE DMA head link descriptor table align size.
- DMA\_ALLOCATE\_HEAD\_DESCRIPTORS(name, number)

DMA head descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

#### Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

DMA\_ALLOCATE\_HEAD\_DESCRIPTORS\_AT\_NONCACHEABLE(name, number)

DMA head descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.

#### Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

 $DMA\_ALLOCATE\_LINK\_DESCRIPTORS(name, number)$ 

DMA link descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

#### Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

#### DMA\_ALLOCATE\_LINK\_DESCRIPTORS\_AT\_NONCACHEABLE(name, number)

DMA link descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

 ${\rm DMA\_ALLOCATE\_DATA\_TRANSFER\_BUFFER}(name, width)$ 

DMA transfer buffer address need to align with the transfer width.

DMA\_CHANNEL\_GROUP(channel)

DMA\_CHANNEL\_INDEX(base, channel)

DMA\_COMMON\_REG\_GET(base, channel, reg) DMA linked descriptor address algin size.

DMA\_COMMON\_CONST\_REG\_GET(base, channel, reg)

DMA\_COMMON\_REG\_SET(base, channel, reg, value)

DMA\_DESCRIPTOR\_END\_ADDRESS(start, inc, bytes, width)

DMA descriptor end address calculate.

#### Parameters

- start start address
- inc address interleave size
- bytes transfer bytes
- width transfer width

DMA\_CHANNEL\_XFER(reload, clrTrig, intA, intB, width, srcInc, dstInc, bytes)

 $struct\_dma\_descriptor$ 

#include <fsl\_dma.h> DMA descriptor structure.

#### **Public Members**

volatile uint32\_t xfercfg Transfer configuration

void \*srcEndAddr

Last source address of DMA transfer

void \*dstEndAddr

Last destination address of DMA transfer

void \*linkToNextDesc

Address of next DMA descriptor in chain

 $struct\_dma\_xfercfg$ 

*#include <fsl\_dma.h>* DMA transfer configuration.

#### **Public Members**

 $bool \ {\rm valid}$ 

Descriptor is ready to transfer

 $bool \ {\rm reload}$ 

Reload channel configuration register after current descriptor is exhausted

 $bool \ {\rm swtrig}$ 

Perform software trigger. Transfer if fired when 'valid' is set

bool clrtrig

Clear trigger

Raises IRQ when transfer is done and set IRQA statu	s register flag
$\mathbf{bool} \operatorname{intB}$	
Raises IRQ when transfer is done and set IRQB statu	s register flag
uint8_t byteWidth	
Byte width of data to transfer	
uint8_t srcInc	
Increment source address by 'srcInc' x 'byteWidth'	
uint8_t dstInc	
Increment destination address by 'dstInc' x 'byteWie	dth'
uint16_t transferCount	
Number of transfers	
struct _dma_channel_trigger	
<i>#include <fsl_dma.h></fsl_dma.h></i> DMA channel trigger.	
Public Members	
<i>dma_trigger_type_t</i> type	
Select hardware trigger as edge triggered or level tr	iggered.
<i>dma_trigger_burst_t</i> burst	
Select whether hardware triggers cause a single or l	ourst transfer.
dma_burst_wrap_t wrap	
Select wrap type, source wrap or dest wrap, or both	
struct _dma_channel_config	
<i>#include <fsl_dma.h></fsl_dma.h></i> DMA channel trigger.	

## **Public Members**

bool intA

void \*srcStartAddr Source data address

void \*dstStartAddr Destination data address

void \*nextDesc

Chain custom descriptor

## $uint32\_t \; \mathrm{xferCfg}$

channel transfer configurations

# *dma\_channel\_trigger\_t* \*trigger

DMA trigger type bool isPeriph

# select the request type

struct \_\_dma\_\_transfer\_\_config
#include <fsl\_dma.h> DMA transfer configuration.

#### **Public Members**

uint8\_t \*srcAddr Source data address

uint8 t \*dstAddr

Destination data address

uint8\_t \*nextDesc

Chain custom descriptor

*dma\_xfercfg\_t* xfercfg Transfer options

bool isPeriph DMA transfer is driven by peripheral

struct \_\_dma\_\_handle
 #include <fsl\_dma.h> DMA transfer handle structure.

## **Public Members**

 $dma\_callback$  callback

Callback function. Invoked when transfer of descriptor with interrupt flag finishes

void \*userData

Callback function parameter

- DMA\_Type \*base DMA peripheral base address
- uint8\_t channel DMA channel number

# 2.5 FLASHIAP: Flash In Application Programming Driver

FSL\_FLASHIAP\_DRIVER\_VERSION

enumflashiapstatus
Flashiap status codes.
Values:
enumerator kStatus_FLASHIAP_Success
Api is executed successfully
$enumerator \ kStatus\_FLASHIAP\_InvalidCommand$
Invalid command
$enumerator \ kStatus\_FLASHIAP\_SrcAddrError$
Source address is not on word boundary
enumerator kStatus_FLASHIAP_DstAddrError
Destination address is not on a correct boundary
enumerator kStatus_FLASHIAP_SrcAddrNotMapped
Source address is not mapped in the memory map

enumerator kStatus FLASHIAP DstAddrNotMapped Destination address is not mapped in the memory map enumerator kStatus\_FLASHIAP\_CountError Byte count is not multiple of 4 or is not a permitted value enumerator kStatus\_FLASHIAP\_InvalidSector Sector number is invalid or end sector number is greater than start sector number enumerator kStatus FLASHIAP SectorNotblank One or more sectors are not blank enumerator kStatus FLASHIAP NotPrepared Command to prepare sector for write operation was not executed enumerator kStatus FLASHIAP CompareError Destination and source memory contents do not match enumerator kStatus\_FLASHIAP\_Busy Flash programming hardware interface is busy enumerator kStatus FLASHIAP ParamError Insufficient number of parameters or invalid parameter enumerator kStatus\_FLASHIAP\_AddrError Address is not on word boundary enumerator kStatus\_FLASHIAP\_AddrNotMapped Address is not mapped in the memory map enumerator kStatus FLASHIAP NoPower Flash memory block is powered down enumerator kStatus FLASHIAP NoClock Flash memory block or controller is not clocked enum flashiap commands Flashiap command codes. Values: enumerator klapCmd FLASHIAP PrepareSectorforWrite Prepare Sector for write enumerator kIapCmd\_FLASHIAP\_CopyRamToFlash Copy RAM to flash enumerator kIapCmd\_FLASHIAP\_EraseSector **Erase Sector** enumerator kIapCmd\_FLASHIAP\_BlankCheckSector Blank check sector enumerator kIapCmd\_FLASHIAP\_ReadPartId Read part id enumerator kIapCmd\_FLASHIAP\_Read\_BootromVersion Read bootrom version enumerator kIapCmd FLASHIAP Compare Compare

enumerator kIapCmd\_FLASHIAP\_ReinvokeISP Reinvoke ISP enumerator kIapCmd\_FLASHIAP\_ReadUid Read Uid isp enumerator kIapCmd\_FLASHIAP\_ErasePage Erase Page enumerator kIapCmd\_FLASHIAP\_ReadMisr Read Misr enumerator kIapCmd\_FLASHIAP\_ReinvokeI2cSpiISP Reinvoke I2C/SPI isp typedef void (\*FLASHIAP\_ENTRY\_T)(uint32\_t cmd[5], uint32\_t stat[4]) IAP\_ENTRY API function type.

static inline void iap\_entry(uint32\_t \*cmd\_param, uint32\_t \*status\_result)

IAP\_ENTRY API function type.

Wrapper for rom iap call

#### Parameters

- ${\rm cmd\_param}$  IAP command and relevant parameter array.
- status\_result IAP status result array.

#### **Return values**

None. – Status/Result is returned via status\_result array.

status\_t FLASHIAP\_PrepareSectorForWrite(uint32\_t startSector, uint32\_t endSector)

Prepare sector for write operation.

This function prepares sector(s) for write/erase operation. This function must be called before calling the FLASHIAP\_CopyRamToFlash() or FLASHIAP\_EraseSector() or FLASHIAP\_ErasePage() function. The end sector must be greater than or equal to start sector number.

#### Deprecated:

Do not use this function. It has benn moved to iap driver.

#### **Parameters**

- startSector Start sector number.
- endSector End sector number.

#### **Return values**

- +  $\rm kStatus\_FLASHIAP\_Success$  Api was executed successfully.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- kStatus\_FLASHIAP\_NoClock Flash memory block or controller is not clocked.
- $\rm kStatus\_FLASHIAP\_InvalidSector$  Sector number is invalid or end sector number is greater than start sector number.
- $\rm kStatus\_FLASHIAP\_Busy$  Flash programming hardware interface is busy.
status\_t FLASHIAP\_CopyRamToFlash(uint32\_t dstAddr, uint32\_t \*srcAddr, uint32\_t
numOfBytes, uint32\_t systemCoreClock)

Copy RAM to flash.

This function programs the flash memory. Corresponding sectors must be prepared via FLASHIAP\_PrepareSectorForWrite before calling calling this function. The addresses should be a 256 byte boundary and the number of bytes should be 256 | 512 | 1024 | 4096.

# Deprecated:

Do not use this function. It has benn moved to iap driver.

# Parameters

- dstAddr Destination flash address where data bytes are to be written.
- srcAddr Source ram address from where data bytes are to be read.
- numOfBytes Number of bytes to be written.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function.

# **Return values**

- $kStatus\_FLASHIAP\_Success Api$  was executed successfully.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- kStatus\_FLASHIAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_FLASHIAP\_SrcAddrError Source address is not on word bound-ary.
- kStatus\_FLASHIAP\_DstAddrError Destination address is not on a correct boundary.
- $\rm kStatus\_FLASHIAP\_SrcAddrNotMapped-Source address is not mapped in the memory map.$
- kStatus\_FLASHIAP\_DstAddrNotMapped Destination address is not mapped in the memory map.
- kStatus\_FLASHIAP\_CountError Byte count is not multiple of 4 or is not a permitted value.
- kStatus\_FLASHIAP\_NotPrepared Command to prepare sector for write operation was not executed.
- kStatus\_FLASHIAP\_Busy Flash programming hardware interface is busy.

status\_t FLASHIAP\_EraseSector(uint32\_t startSector, uint32\_t endSector, uint32\_t
systemCoreClock)

#### Erase sector.

This function erases sector(s). The end sector must be greater than or equal to start sector number. FLASHIAP\_PrepareSectorForWrite must be called before calling this function.

# Deprecated:

Do not use this function. It has benn moved to iap driver.

#### **Parameters**

- startSector Start sector number.
- endSector End sector number.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function.

# **Return values**

- $kStatus\_FLASHIAP\_Success Api$  was executed successfully.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- kStatus\_FLASHIAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_FLASHIAP\_InvalidSector Sector number is invalid or end sector number is greater than start sector number.
- kStatus\_FLASHIAP\_NotPrepared Command to prepare sector for write operation was not executed.
- kStatus\_FLASHIAP\_Busy Flash programming hardware interface is busy.

status\_t FLASHIAP\_ErasePage(uint32\_t startPage, uint32\_t endPage, uint32\_t systemCoreClock)
This function erases page(s). The end page must be greater than or equal to start page
number. Corresponding sectors must be prepared via FLASHIAP\_PrepareSectorForWrite
before calling this function.

# Deprecated:

Do not use this function. It has benn moved to iap driver.

#### Parameters

- startPage Start page number
- endPage End page number
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before
  calling the rom IAP function.

#### **Return values**

- kStatus\_FLASHIAP\_Success Api was executed successfully.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- $\rm kStatus\_FLASHIAP\_NoClock$  Flash memory block or controller is not clocked.
- kStatus\_FLASHIAP\_InvalidSector Page number is invalid or end page number is greater than start page number
- kStatus\_FLASHIAP\_NotPrepared Command to prepare sector for write operation was not executed.
- kStatus\_FLASHIAP\_Busy Flash programming hardware interface is busy.

status\_t FLASHIAP\_BlankCheckSector(uint32\_t startSector, uint32\_t endSector)

Blank check sector(s)

Blank check single or multiples sectors of flash memory. The end sector must be greater than or equal to start sector number. It can be used to verify the sector eraseure after FLASHIAP\_EraseSector call.

#### Deprecated:

Do not use this function. It has benn moved to iap driver.

#### **Parameters**

- $\operatorname{startSector}$  : Start sector number. Must be greater than or equal to start sector number
- endSector : End sector number

#### Return values

- kStatus\_FLASHIAP\_Success One or more sectors are in erased state.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- kStatus\_FLASHIAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_FLASHIAP\_SectorNotblank One or more sectors are not blank.

status\_t FLASHIAP\_Compare(uint32\_t dstAddr, uint32\_t \*srcAddr, uint32\_t numOfBytes)

Compare memory contents of flash with ram.

This function compares the contents of flash and ram. It can be used to verify the flash memory contents after FLASHIAP\_CopyRamToFlash call.

#### Deprecated:

Do not use this function. It has benn moved to iap driver.

#### Parameters

- dstAddr Destination flash address.
- srcAddr Source ram address.
- numOfBytes Number of bytes to be compared.

#### **Return values**

- kStatus\_FLASHIAP\_Success Contents of flash and ram match.
- kStatus\_FLASHIAP\_NoPower Flash memory block is powered down.
- kStatus\_FLASHIAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_FLASHIAP\_AddrError Address is not on word boundary.
- kStatus\_FLASHIAP\_AddrNotMapped Address is not mapped in the memory map.
- kStatus\_FLASHIAP\_CountError Byte count is not multiple of 4 or is not a permitted value.
- $\rm kStatus\_FLASHIAP\_CompareError$  Destination and source memory contents do not match.

# 2.6 FLEXCOMM: FLEXCOMM Driver

# 2.7 FLEXCOMM Driver

```
FSL_FLEXCOMM_DRIVER_VERSION
    FlexCOMM driver version 2.0.2.
enum FLEXCOMM PERIPH T
    FLEXCOMM peripheral modes.
    Values:
    enumerator FLEXCOMM PERIPH NONE
        No peripheral
    enumerator FLEXCOMM PERIPH USART
        USART peripheral
    enumerator FLEXCOMM PERIPH SPI
        SPI Peripheral
    enumerator FLEXCOMM PERIPH I2C
        I2C Peripheral
    enumerator FLEXCOMM PERIPH I2S TX
        I2S TX Peripheral
    enumerator FLEXCOMM PERIPH I2S RX
        I2S RX Peripheral
typedef void (*flexcomm irg handler t)(void *base, void *handle)
    Typedef for interrupt handler.
IROn Type const kFlexcommIrgs[]
    Array with IRQ number for each FLEXCOMM module.
uint32 t FLEXCOMM GetInstance(void *base)
    Returns instance number for FLEXCOMM module with given base address.
status_t FLEXCOMM Init(void *base, FLEXCOMM_PERIPH_T periph)
    Initializes FLEXCOMM and selects peripheral mode according to the second parameter.
```

void FLEXCOMM\_SetIRQHandler(void \*base, *flexcomm\_irq\_handler\_t* handler, void \*flexcommHandle)

Sets IRQ handler for given FLEXCOMM module. It is used by drivers register IRQ handler according to FLEXCOMM mode.

# 2.8 FMEAS: Frequency Measure Driver

static inline void FMEAS\_StartMeasure(FMEAS\_SYSCON\_Type \*base)
Starts a frequency measurement cycle.

# Parameters

• base – : SYSCON peripheral base address.

 $static \ in line \ bool \ {\rm FMEAS\_IsMeasureComplete}(\textit{FMEAS\_SYSCON\_Type}\ *base)$ 

Indicates when a frequency measurement cycle is complete.

# Parameters

• base – : SYSCON peripheral base address.

#### Returns

true if a measurement cycle is active, otherwise false.

uint32\_t FMEAS\_GetFrequency(*FMEAS\_SYSCON\_Type* \*base, uint32\_t refClockRate) Returns the computed value for a frequency measurement cycle.

# Parameters

- base : SYSCON peripheral base address.
- refClockRate : Reference clock rate used during the frequency measurement cycle.

# Returns

Frequency in Hz.

FSL\_FMEAS\_DRIVER\_VERSION
Defines LPC Frequency Measure driver version 2.1.1.
typedef SYSCON\_Type FMEAS\_SYSCON\_Type
FMEAS\_SYSCON\_FREQMECTRL\_CAPVAL\_MASK
FMEAS\_SYSCON\_FREQMECTRL\_CAPVAL\_SHIFT
FMEAS\_SYSCON\_FREQMECTRL\_CAPVAL
FMEAS\_SYSCON\_FREQMECTRL\_PROG\_MASK
FMEAS\_SYSCON\_FREQMECTRL\_PROG\_SHIFT

FMEAS\_SYSCON\_FREQMECTRL\_PROG

# 2.9 GINT: Group GPIO Input Interrupt Driver

```
FSL GINT DRIVER VERSION
    Driver version.
enum __gint__comb
     GINT combine inputs type.
     Values:
     enumerator kGINT CombineOr
         A grouped interrupt is generated when any one of the enabled inputs is active
     enumerator kGINT CombineAnd
         A grouped interrupt is generated when all enabled inputs are active
enum gint trig
     GINT trigger type.
     Values:
     enumerator kGINT TrigEdge
         Edge triggered based on polarity
     enumerator kGINT TrigLevel
         Level triggered based on polarity
enum gint port
     Values:
     enumerator kGINT Port0
```

enumerator kGINT\_Port1

typedef enum \_gint\_comb gint\_comb\_t GINT combine inputs type.

typedef enum \_*gint\_trig* gint\_trig\_t GINT trigger type.

 $typedef\,enum\_gint\_port\_t$ 

```
typedef void (*gint\_cb\_t)(void)
GINT Callback function.
```

```
void GINT_Init(GINT_Type *base)
```

Initialize GINT peripheral.

This function initializes the GINT peripheral and enables the clock.

#### Parameters

• base – Base address of the GINT peripheral.

# **Return values**

None. –

void GINT\_SetCtrl(GINT\_Type \*base, gint\_comb\_t comb, gint\_trig\_t trig, gint\_cb\_t callback)
Setup GINT peripheral control parameters.

This function sets the control parameters of GINT peripheral.

#### Parameters

- base Base address of the GINT peripheral.
- $\operatorname{comb}$  Controls if the enabled inputs are logically ORed or ANDed for interrupt generation.
- $\operatorname{trig}$  Controls if the enabled inputs are level or edge sensitive based on polarity.
- callback This function is called when configured group interrupt is generated.

# **Return values**

None. –

void GINT\_GetCtrl(GINT\_Type \*base, *gint\_comb\_t* \*comb, *gint\_trig\_t* \*trig, *gint\_cb\_t* \*callback) Get GINT peripheral control parameters.

This function returns the control parameters of GINT peripheral.

#### Parameters

- base Base address of the GINT peripheral.
- comb Pointer to store combine input value.
- trig Pointer to store trigger value.
- callback Pointer to store callback function.

# **Return values**

None. –

void GINT\_ConfigPins(GINT\_Type \*base, *gint\_port\_t* port, uint32\_t polarityMask, uint32\_t enableMask)

Configure GINT peripheral pins.

This function enables and controls the polarity of enabled pin(s) of a given port.

#### **Parameters**

- base Base address of the GINT peripheral.
- port Port number.
- polarityMask Each bit position selects the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
- enableMask Each bit position selects if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

#### **Return values**

None. –

void GINT\_GetConfigPins(GINT\_Type \*base, *gint\_port\_t* port, uint32\_t \*polarityMask, uint32\_t \*enableMask)

Get GINT peripheral pin configuration.

This function returns the pin configuration of a given port.

#### Parameters

- base Base address of the GINT peripheral.
- port Port number.
- polarityMask Pointer to store the polarity mask Each bit position indicates the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
- enableMask Pointer to store the enable mask. Each bit position indicates if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

#### **Return values**

None. –

 $void \; \mathrm{GINT\_EnableCallback}(GINT\_Type \; * base)$ 

### Enable callback.

This function enables the interrupt for the selected GINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

#### Parameters

• base – Base address of the GINT peripheral.

#### **Return values**

None. –

void GINT\_DisableCallback(GINT\_Type \*base)

# Disable callback.

This function disables the interrupt for the selected GINT peripheral. Although the pins are still being monitored but the callback function is not called.

#### **Parameters**

• base – Base address of the peripheral.

#### **Return values**

None. –

static inline void GINT\_ClrStatus(GINT\_Type \*base)

Clear GINT status.

This function clears the GINT status bit.

#### Parameters

• base – Base address of the GINT peripheral.

# **Return values**

None. –

 $static \ inline \ uint32\_t \ {\rm GINT\_GetStatus}(GINT\_Type \ *base)$ 

Get GINT status.

This function returns the GINT status.

# Parameters

• base – Base address of the GINT peripheral.

# **Return values**

status – = 0 No group interrupt request. = 1 Group interrupt request active.

void GINT\_Deinit(GINT\_Type \*base)

Deinitialize GINT peripheral.

This function disables the GINT clock.

# Parameters

• base – Base address of the GINT peripheral.

**Return values** 

None. -

# 2.10 I2C: Inter-Integrated Circuit Driver

# 2.11 I2C DMA Driver

void I2C\_MasterTransferCreateHandleDMA(I2C\_Type \*base, *i2c\_master\_dma\_handle\_t* \*handle, *i2c\_master\_dma\_transfer\_callback\_t* callback, void \*userData, *dma\_handle\_t* \*dmaHandle)

Init the I2C handle which is used in transactional functions.

# Parameters

- base I2C peripheral base address
- handle pointer to i2c\_master\_dma\_handle\_t structure
- callback pointer to user callback function
- ${\rm userData}$  user param passed to the callback function
- + dmaHandle DMA handle pointer

Performs a master dma non-blocking transfer on the I2C bus.

# Parameters

- base I2C peripheral base address
- handle pointer to i2c\_master\_dma\_handle\_t structure
- xfer pointer to transfer structure of i2c\_master\_transfer\_t

# Return values

- kStatus\_Success Sucessully complete the data transmission.
- kStatus\_I2C\_Busy Previous transmission still not finished.
- kStatus\_I2C\_Timeout Transfer error, wait signal timeout.
- kStatus\_I2C\_ArbitrationLost Transfer error, arbitration lost.
- kStataus\_I2C\_Nak Transfer error, receive Nak during transfer.

Get master transfer status during a dma non-blocking transfer.

# Parameters

- base I2C peripheral base address
- handle pointer to i2c\_master\_dma\_handle\_t structure
- count Number of bytes transferred so far by the non-blocking transaction.

void I2C\_MasterTransferAbortDMA(I2C\_Type \*base, *i2c\_master\_dma\_handle\_t* \*handle) Abort a master dma non-blocking transfer in a early time.

#### Parameters

- base I2C peripheral base address
- handle pointer to i2c\_master\_dma\_handle\_t structure

# FSL\_I2C\_DMA\_DRIVER\_VERSION

I2C DMA driver version.

typedef struct \_*i2c\_master\_dma\_handle* i2c\_master\_dma\_handle\_t

I2C master dma handle typedef.

typedef void (\*i2c\_master\_dma\_transfer\_callback\_t)(I2C\_Type \*base, *i2c\_master\_dma\_handle\_t* \*handle, *status\_t* status, void \*userData)

I2C master dma transfer callback typedef.

typedef void (\*flexcomm\_i2c\_dma\_master\_irq\_handler\_t)(I2C\_Type \*base, *i2c\_master\_dma\_handle\_t* \*handle)

Typedef for master dma handler.

 $I2C\_MAX\_DMA\_TRANSFER\_COUNT$ 

Maximum lenght of single DMA transfer (determined by capability of the DMA engine)

struct \_i2c\_master\_dma\_handle

*#include <fsl\_i2c\_dma.h>* I2C master dma transfer structure.

# **Public Members**

#### $uint8\_t \; {\rm state}$

Transfer state machine current state.

 $uint32_t$  transferCount

Indicates progress of the transfer

# $uint 32\_t\ {\rm remaining Bytes DMA}$

Remaining byte count to be transferred using DMA.

# uint8\_t \*buf

Buffer pointer for current state.

bool checkAddrNack Whether to check the nack signal is detected during addressing. dma\_handle\_t \*dmaHandle The DMA handler used. i2c\_master\_transfer\_t transfer Copy of the current transfer info. i2c\_master\_dma\_transfer\_callback\_t completionCallback Callback function called after dma transfer finished. void \*userData Callback parameter passed to callback function.

# 2.12 I2C Driver

FSL\_I2C\_DRIVER\_VERSION I2C driver version. I2C status return codes. Values: enumerator kStatus I2C Busy The master is already performing a transfer. enumerator kStatus I2C Idle The slave driver is idle. enumerator kStatus I2C Nak The slave device sent a NAK in response to a byte. enumerator kStatus I2C InvalidParameter Unable to proceed due to invalid parameter. enumerator kStatus I2C BitError Transferred bit was not seen on the bus. enumerator kStatus I2C ArbitrationLost Arbitration lost error. enumerator kStatus\_I2C\_NoTransferInProgress Attempt to abort a transfer when one is not in progress. enumerator kStatus\_I2C\_DmaRequestFail DMA request failed. enumerator kStatus\_I2C\_StartStopError Start and stop error. enumerator kStatus\_I2C\_UnexpectedState Unexpected state. enumerator kStatus I2C Timeout Timeout when waiting for I2C master/slave pending status to set to continue transfer. enumerator kStatus I2C Addr Nak NAK received for Address

enumerator kStatus\_I2C\_EventTimeout Timeout waiting for bus event. enumerator kStatus\_I2C\_SclLowTimeout Timeout SCL signal remains low. enum \_i2c\_status\_flags

I2C status flags.

**Note:** These enums are meant to be OR'd together to form a bit mask.

#### Values:

enumerator kI2C_MasterPendingFlag The I2C module is waiting for software interaction. bit 0
enumerator kI2C_MasterArbitrationLostFlag The arbitration of the bus was lost. There was collision on the bus. bit 4
enumerator kI2C_MasterStartStopErrorFlag There was an error during start or stop phase of the transaction. bit 6
enumerator kI2C_MasterIdleFlag The I2C master idle status. bit 5
enumerator kI2C_MasterRxReadyFlag The I2C master rx ready status. bit 1
enumerator kI2C_MasterTxReadyFlag The I2C master tx ready status. bit 2
enumerator kI2C_MasterAddrNackFlag The I2C master address nack status. bit 7
enumerator kI2C_MasterDataNackFlag The I2C master data nack status. bit 3
enumerator kI2C_SlavePendingFlag The I2C module is waiting for software interaction. bit 8
enumerator kI2C_SlaveNotStretching Indicates whether the slave is currently stretching clock (0 = yes, 1 = no). bit 11
enumerator kI2C_SlaveSelected Indicates whether the slave is selected by an address match. bit 14
enumerator kI2C_SaveDeselected Indicates that slave was previously deselected (deselect event took place, w1c). bit 15
enumerator kI2C_SlaveAddressedFlag One of the I2C slave's 4 addresses is matched. bit 22
enumerator kI2C_SlaveReceiveFlag Slave receive data available. bit 9
enumerator kI2C_SlaveTransmitFlag Slave data can be transmitted. bit 10
enumerator kI2C_SlaveAddress0MatchFlag Slave address0 match. bit 20

enumerator kI2C\_SlaveAddress1MatchFlag Slave address1 match. bit 12 enumerator kI2C\_SlaveAddress2MatchFlag Slave address2 match. bit 13 enumerator kI2C\_SlaveAddress3MatchFlag Slave address3 match. bit 21 enumerator kI2C\_MonitorReadyFlag The I2C monitor ready interrupt. bit 16 enumerator kI2C MonitorOverflowFlag The monitor data overrun interrupt. bit 17 enumerator kI2C\_MonitorActiveFlag The monitor is active. bit 18 enumerator kI2C\_MonitorIdleFlag The monitor idle interrupt. bit 19 enumerator kI2C\_EventTimeoutFlag The bus event timeout interrupt. bit 24 enumerator kI2C\_SclTimeoutFlag The SCL timeout interrupt. bit 25 enumerator kI2C\_MasterAllClearFlags enumerator kI2C\_SlaveAllClearFlags enumerator kI2C\_CommonAllClearFlags

enum \_i2c\_interrupt\_enable I2C interrupt enable.

#### **Note:** These enums are meant to be OR'd together to form a bit mask.

#### Values:

enumerator kI2C_MasterPendingInterruptEnable The I2C master communication pending interrupt.
enumerator kI2C_MasterArbitrationLostInterruptEnable The I2C master arbitration lost interrupt.
enumerator kI2C_MasterStartStopErrorInterruptEnable The I2C master start/stop timing error interrupt.
enumerator kI2C_SlavePendingInterruptEnable The I2C slave communication pending interrupt.
enumerator kI2C_SlaveNotStretchingInterruptEnable The I2C slave not streching interrupt, deep-sleep mode can be entered only when this interrupt occurs.
enumerator kI2C_SlaveDeselectedInterruptEnable The I2C slave deselection interrupt.
enumerator kI2C_MonitorReadyInterruptEnable

The I2C monitor ready interrupt.

- enumerator kI2C\_MonitorOverflowInterruptEnable The monitor data overrun interrupt.
- enumerator kI2C\_MonitorIdleInterruptEnable The monitor idle interrupt.
- enumerator kI2C\_EventTimeoutInterruptEnable The bus event timeout interrupt.

enumerator kI2C\_SclTimeoutInterruptEnable The SCL timeout interrupt.

enumerator kI2C\_MasterAllInterruptEnable

 $enumerator \ kI2C\_SlaveAllInterruptEnable$ 

enumerator kI2C\_CommonAllInterruptEnable

- I2C\_RETRY\_TIMES Retry times for waiting flag.
- I2C\_MASTER\_TRANSMIT\_IGNORE\_LAST\_NACK Whether to ignore the nack signal of the last byte during master transmit.
- I2C\_STAT\_MSTCODE\_IDLE Master Idle State Code
- I2C\_STAT\_MSTCODE\_RXREADY Master Receive Ready State Code
- I2C\_STAT\_MSTCODE\_TXREADY Master Transmit Ready State Code
- I2C\_STAT\_MSTCODE\_NACKADR Master NACK by slave on address State Code
- I2C\_STAT\_MSTCODE\_NACKDAT Master NACK by slave on data State Code
- $I2C\_STAT\_SLVST\_ADDR$

I2C\_STAT\_SLVST\_RX

I2C\_STAT\_SLVST\_TX

# 2.13 I2C Master Driver

void I2C\_MasterGetDefaultConfig(i2c\_master\_config\_t \*masterConfig)

Provides a default configuration for the I2C master peripheral.

This function provides the following default configuration for the I2C master peripheral:

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with I2C\_MasterInit().

Parameters

masterConfig – [out] User provided configuration structure for default values. Refer to i2c\_master\_config\_t.

void I2C\_MasterInit(I2C\_Type \*base, const *i2c\_master\_config\_t* \*masterConfig, uint32\_t srcClock\_Hz)

Initializes the I2C master peripheral.

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

#### Parameters

- base The I2C peripheral base address.
- masterConfig User provided peripheral configuration. Use I2C\_MasterGetDefaultConfig() to get a set of defaults that you can override.
- srcClock\_Hz Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

void I2C\_MasterDeinit(I2C\_Type \*base)

Deinitializes the I2C master peripheral.

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

• base – The I2C peripheral base address.

uint32\_t I2C\_GetInstance(I2C\_Type \*base)

Returns an instance number given a base address.

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

# Parameters

• base – The I2C peripheral base address.

#### Returns

I2C instance number starting from 0.

static inline void I2C\_MasterReset(I2C\_Type \*base)

Performs a software reset.

Restores the I2C master peripheral to reset conditions.

#### Parameters

• base – The I2C peripheral base address.

static inline void I2C\_MasterEnable(I2C\_Type \*base, bool enable)

Enables or disables the I2C module as master.

# Parameters

- base The I2C peripheral base address.
- enable Pass true to enable or false to disable the specified I2C as master.

uint32\_t I2C\_GetStatusFlags(I2C\_Type \*base)

Gets the I2C status flags.

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

# See also:

\_i2c\_status\_flags.

#### Parameters

• base – The I2C peripheral base address.

# Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

static inline void I2C\_ClearStatusFlags(I2C\_Type \*base, uint32\_t statusMask)

Clears the I2C status flag state.

Refer to kI2C\_CommonAllClearStatusFlags, kI2C\_MasterAllClearStatusFlags and kI2C\_SlaveAllClearStatusFlags to see the clearable flags. Attempts to clear other flags has no effect.

# See also:

\_i2c\_status\_flags, \_i2c\_master\_status\_flags and \_i2c\_slave\_status\_flags.

#### Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of the members in kI2C\_CommonAllClearStatusFlags, kI2C\_MasterAllClearStatusFlags and kI2C\_SlaveAllClearStatusFlags. You may pass the result of a previous call to I2C\_GetStatusFlags().

static inline void I2C\_MasterClearStatusFlags(I2C\_Type \*base, uint32\_t statusMask) Clears the I2C master status flag state.

#### Deprecated:

Do not use this function. It has been superceded by I2C\_ClearStatusFlags The following status register flags can be cleared:

- kI2C\_MasterArbitrationLostFlag
- kI2C\_MasterStartStopErrorFlag

Attempts to clear other flags has no effect.

#### See also:

\_i2c\_status\_flags.

#### Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of \_i2c\_status\_flags enumerators OR'd together. You may pass the result of a previous call to I2C\_GetStatusFlags().

static inline void I2C\_EnableInterrupts(I2C\_Type \*base, uint32\_t interruptMask) Enables the I2C interrupt requests.

# **Parameters**

- base The I2C peripheral base address.
- interruptMask Bit mask of interrupts to enable. See \_i2c\_interrupt\_enable for the set of constants that should be OR'd together to form the bit mask.

static inline void I2C\_DisableInterrupts(I2C\_Type \*base, uint32\_t interruptMask) Disables the I2C interrupt requests.

#### Parameters

- base The I2C peripheral base address.
- interruptMask Bit mask of interrupts to disable. See \_i2c\_interrupt\_enable for the set of constants that should be OR'd together to form the bit mask.

static inline uint32\_t I2C\_GetEnabledInterrupts(I2C\_Type \*base)

Returns the set of currently enabled I2C interrupt requests.

#### Parameters

• base – The I2C peripheral base address.

#### Returns

A bitmask composed of \_i2c\_interrupt\_enable enumerators OR'd together to indicate the set of enabled interrupts.

 $void \ {\tt I2C\_MasterSetBaudRate}({\tt I2C\_Type}\ * base,\ uint {\tt 32\_t}\ baudRate\_Bps,\ uint {\tt 32\_t}\ srcClock\_Hz)$ 

Sets the I2C bus frequency for master transactions.

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

#### Parameters

- base The I2C peripheral base address.
- srcClock\_Hz I2C functional clock frequency in Hertz.
- baudRate\_Bps Requested bus frequency in bits per second.

void I2C\_MasterSetTimeoutValue(I2C\_Type \*base, uint8\_t timeout\_Ms, uint32\_t srcClock\_Hz) Sets the I2C bus timeout value.

If the SCL signal remains low or bus does not have event longer than the timeout value, kI2C\_SclTimeoutFlag or kI2C\_EventTimeoutFlag is set. This can indicete the bus is held by slave or any fault occurs to the I2C module.

# Parameters

- base The I2C peripheral base address.
- timeout\_Ms Timeout value in millisecond.
- srcClock\_Hz I2C functional clock frequency in Hertz.

static inline bool I2C\_MasterGetBusIdleState(I2C\_Type \*base)

Returns whether the bus is idle.

Requires the master mode to be enabled.

#### Parameters

• base – The I2C peripheral base address.

#### **Return values**

- true Bus is busy.
- false Bus is idle.

status\_t I2C\_MasterStart(I2C\_Type \*base, uint8\_t address, i2c\_direction\_t direction)

Sends a START on the I2C bus.

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

#### Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

#### **Return values**

- kStatus\_Success Successfully send the start signal.
- kStatus\_I2C\_Busy Current bus is busy.

status\_t I2C\_MasterStop(I2C\_Type \*base)

Sends a STOP signal on the I2C bus.

# **Return values**

- kStatus\_Success Successfully send the stop signal.
- kStatus\_I2C\_Timeout Send stop signal failed, timeout.

### Sends a REPEATED START on the I2C bus.

#### Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

#### **Return values**

- kStatus\_Success Successfully send the start signal.
- $\rm kStatus\_I2C\_Busy$  Current bus is busy but not occupied by current I2C master.

status\_t I2C\_MasterWriteBlocking(I2C\_Type \*base, const void \*txBuff, size\_t txSize, uint32\_t
flags)

Performs a polling send transfer on the I2C bus.

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns kStatus\_I2C\_Nak.

#### Parameters

- base The I2C peripheral base address.
- txBuff The pointer to the data to be transferred.
- ${\rm txSize}$  The length in bytes of the data to be transferred.
- flags Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C\_TransferDefaultFlag

# Return values

- kStatus\_Success Data was sent successfully.
- kStatus\_I2C\_Busy Another master is currently utilizing the bus.
- kStatus\_I2C\_Nak The slave device sent a NAK in response to a byte.
- kStatus\_I2C\_ArbitrationLost Arbitration lost error.

*status\_t* I2C\_MasterReadBlocking(I2C\_Type \*base, void \*rxBuff, size\_t rxSize, uint32\_t flags) Performs a polling receive transfer on the I2C bus.

#### Parameters

- base The I2C peripheral base address.
- rxBuff The pointer to the data to be transferred.
- rxSize The length in bytes of the data to be transferred.
- flags Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C\_TransferDefaultFlag

#### **Return values**

- kStatus\_Success Data was received successfully.
- kStatus\_I2C\_Busy Another master is currently utilizing the bus.
- kStatus\_I2C\_Nak The slave device sent a NAK in response to a byte.

*status\_t* I2C\_MasterTransferBlocking(I2C\_Type \*base, *i2c\_master\_transfer\_t* \*xfer) Performs a master polling transfer on the I2C bus.

**Note:** The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

#### Parameters

- base I2C peripheral base address.
- xfer Pointer to the transfer structure.

#### **Return values**

- kStatus\_Success Successfully complete the data transmission.
- kStatus\_I2C\_Busy Previous transmission still not finished.
- kStatus\_I2C\_Timeout Transfer error, wait signal timeout.
- kStatus\_I2C\_ArbitrationLost Transfer error, arbitration lost.
- kStataus I2C Nak Transfer error, receive NAK during transfer.
- kStataus\_I2C\_Addr\_Nak Transfer error, receive NAK during addressing.

Creates a new handle for the I2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the I2C\_MasterTransferAbort() API shall be called.

#### Parameters

• base – The I2C peripheral base address.

- handle **[out]** Pointer to the I2C master driver handle.
- callback User provided pointer to the asynchronous callback function.
- userData User provided pointer to the application callback data.

Performs a non-blocking transaction on the I2C bus.

### Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.
- xfer The pointer to the transfer descriptor.

#### **Return values**

- kStatus\_Success The transaction was started successfully.
- kStatus\_I2C\_Busy Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

#### Returns number of bytes transferred so far.

#### Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.
- count **[out]** Number of bytes transferred so far by the non-blocking transaction.

#### **Return values**

- kStatus\_Success –
- kStatus\_I2C\_Busy -

status\_t I2C\_MasterTransferAbort(I2C\_Type \*base, i2c\_master\_handle\_t \*handle)
Terminates a non-blocking I2C master transmission early.

**Note:** It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

#### Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.

#### **Return values**

- kStatus\_Success A transaction was successfully aborted.
- kStatus\_I2C\_Timeout Timeout during polling for flags.

#### void I2C\_MasterTransferHandleIRQ(I2C\_Type \*base, *i2c\_master\_handle\_t* \*handle) Reusable routine to handle master interrupts.

**Note:** This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

#### Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.

 $enum\_i2c\_direction$ 

Direction of master and slave transfers.

Values:

enumerator kI2C\_Write Master transmit.

enumerator kI2C\_Read Master receive.

enum \_i2c\_master\_transfer\_flags Transfer option flags.

**Note:** These enumerations are intended to be OR'd together to form a bit mask of options for the \_i2c\_master\_transfer::flags field.

#### Values:

enumerator kI2C\_TransferDefaultFlag Transfer starts with a start signal, stops with a stop signal.

enumerator kI2C\_TransferNoStartFlag Don't send a start condition, address, and sub address

enumerator kI2C\_TransferRepeatedStartFlag Send a repeated start condition

enumerator kI2C\_TransferNoStopFlag Don't send a stop condition.

#### enum \_i2c\_transfer\_states

States for the state machine used by transactional APIs.

Values:

enumerator kIdleState

enumerator kTransmitSubaddrState

 $enumerator \ {\rm kTransmitDataState}$ 

 $enumerator \ \mathrm{kReceiveDataBeginState}$ 

 $enumerator \ \mathrm{kReceiveDataState}$ 

 $enumerator \ \mathrm{kReceiveLastDataState}$ 

 $enumerator \ \mathrm{kStartState}$ 

 $enumerator \ \mathrm{kStopState}$ 

 $enumerator \ \mathrm{kWaitForCompletionState}$ 

typedef enum\_*i2c\_direction* i2c\_direction\_t Direction of master and slave transfers. typedef struct\_i2c\_master\_config i2c\_master\_config\_t

Structure with settings to initialize the I2C master module.

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the I2C\_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef struct\_i2c\_master\_transfer i2c\_master\_transfer\_t

I2C master transfer typedef.

 $typedef \ struct \_i2c\_master\_handle \ i2c\_master\_handle\_t$ 

I2C master handle typedef.

typedef void (\*i2c\_master\_transfer\_callback\_t)(I2C\_Type \*base, *i2c\_master\_handle\_t* \*handle, *status\_t* completionStatus, void \*userData)

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to I2C\_MasterTransferCreateHandle().

#### Param base

Param userData

The I2C peripheral base address.

#### Param completionStatus

Either kStatus\_Success or an error code describing how the transfer completed.

Arbitrary pointer-sized value passed from the application. struct i2c master config

*#include <fsl\_i2c.h>* Structure with settings to initialize the I2C master module.

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the I2C\_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

#### **Public Members**

 $bool \ {\rm enableMaster}$ 

Whether to enable master mode.

 $uint32_t$  baudRate\_Bps

Desired baud rate in bits per second.

bool enableTimeout

Enable internal timeout function.

 $uint8\_t \; {\rm timeout\_Ms}$ 

Event timeout and SCL low timeout value.

#### $struct\_i2c\_master\_transfer$

*#include <fsl\_i2c.h>* Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the I2C\_MasterTransferNonBlocking() API.

# **Public Members**

### $uint32_t \, {\rm flags}$

Bit mask of options for the transfer. See enumeration \_i2c\_master\_transfer\_flags for available options. Set to 0 or kI2C\_TransferDefaultFlag for normal transfers.

### $uint8\_t \ {\rm slaveAddress}$

The 7-bit slave address.

i2c\_direction\_t direction

Either kI2C\_Read or kI2C\_Write.

 $uint32\_t \ {\rm subaddress}$ 

Sub address. Transferred MSB first.

size\_t subaddressSize

Length of sub address to send in bytes. Maximum size is 4 bytes.

# void \*data

Pointer to data to transfer.

size\_t dataSize

Number of bytes to transfer.

# $struct\_i2c\_master\_handle$

*#include <fsl\_i2c.h>* Driver handle for master non-blocking APIs.

Note: The contents of this structure are private and subject to change.

# **Public Members**

#### $uint8\_t \; {\rm state}$

Transfer state machine current state.

uint32\_t transferCount

Indicates progress of the transfer

 $uint32\_t\ {\rm remainingBytes}$ 

Remaining byte count in current state.

uint8\_t \*buf

Buffer pointer for current state.

 $bool \, {\rm checkAddrNack}$ 

Whether to check the nack signal is detected during addressing.

# *i2c\_master\_transfer\_t* transfer Copy of the current transfer info.

# *i2c\_master\_transfer\_callback\_t* completionCallback

Callback function pointer.

void \*userData

Application data passed to callback.

# 2.14 I2C Slave Driver

void I2C\_SlaveGetDefaultConfig(i2c\_slave\_config\_t \*slaveConfig)

Provides a default configuration for the I2C slave peripheral.

This function provides the following default configuration for the I2C slave peripheral:

 $\label{eq:slaveConfig-} enableSlave = true; \\ slaveConfig->address0.disable = false; \\ slaveConfig->address0.address = 0u; \\ slaveConfig->address1.disable = true; \\ slaveConfig->address2.disable = true; \\ slaveConfig->address3.disable = true; \\ slaveConfig->busSpeed = kI2C_SlaveStandardMode; \\ \end{cases}$ 

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with I2C\_SlaveInit(). Be sure to override at least the *ad*-*dress0.address* member of the configuration structure with the desired slave address.

#### Parameters

• slaveConfig – **[out]** User provided configuration structure that is set to default values. Refer to i2c\_slave\_config\_t.

Initializes the I2C slave peripheral.

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

### Parameters

- base The I2C peripheral base address.
- slaveConfig User provided peripheral configuration. Use I2C\_SlaveGetDefaultConfig() to get a set of defaults that you can override.
- $\rm srcClock\_Hz$  Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock.

void I2C\_SlaveSetAddress(I2C\_Type \*base, *i2c\_slave\_address\_register\_t* addressRegister, uint8\_t address, bool addressDisable)

Configures Slave Address n register.

This function writes new value to Slave Address register.

#### **Parameters**

- base The I2C peripheral base address.
- addressRegister The module supports multiple address registers. The parameter determines which one shall be changed.
- $\operatorname{address}$  The slave address to be stored to the address register for matching.
- addressDisable Disable matching of the specified address register.

void I2C\_SlaveDeinit(I2C\_Type \*base)

Deinitializes the I2C slave peripheral.

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

- base The I2C peripheral base address.
- static inline void I2C\_SlaveEnable(I2C\_Type \*base, bool enable)

Enables or disables the I2C module as slave.

# Parameters

- base The I2C peripheral base address.
- enable True to enable or flase to disable.

 $static\ inline\ void\ {\rm I2C\_SlaveClearStatusFlags}(I2C\_Type\ *base,\ uint32\_t\ statusMask)$ 

Clears the I2C status flag state.

The following status register flags can be cleared:

slave deselected flag

Attempts to clear other flags has no effect.

#### See also:

\_i2c\_slave\_flags.

#### Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of \_i2c\_slave\_flags enumerators OR'd together. You may pass the result of a previous call to I2C\_SlaveGetStatusFlags().

status\_t I2C\_SlaveWriteBlocking(I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize)

Performs a polling send transfer on the I2C bus.

The function executes blocking address phase and blocking data phase.

#### Parameters

- base The I2C peripheral base address.
- txBuff The pointer to the data to be transferred.
- ${\rm txSize}$  The length in bytes of the data to be transferred.

#### Returns

kStatus\_Success Data has been sent.

#### Returns

kStatus\_Fail Unexpected slave state (master data write while master read from slave is expected).

status\_t I2C\_SlaveReadBlocking(I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)

Performs a polling receive transfer on the I2C bus.

The function executes blocking address phase and blocking data phase.

#### Parameters

- ${\rm base}$  The I2C peripheral base address.
- ${\rm rxBuff}$  The pointer to the data to be transferred.
- ${\rm rxSize}$  The length in bytes of the data to be transferred.

#### Returns

kStatus\_Success Data has been received.

#### Returns

kStatus\_Fail Unexpected slave state (master data read while master write to slave is expected).

void I2C\_SlaveTransferCreateHandle(I2C\_Type \*base, *i2c\_slave\_handle\_t* \*handle, *i2c\_slave\_transfer\_callback\_t* callback, void \*userData)

Creates a new handle for the I2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the I2C\_SlaveTransferAbort() API shall be called.

#### Parameters

- base The I2C peripheral base address.
- handle **[out]** Pointer to the I2C slave driver handle.
- callback User provided pointer to the asynchronous callback function.
- userData User provided pointer to the application callback data.

Starts accepting slave transfers.

Call this API after calling I2C\_SlaveInit() and I2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to I2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes kI2C\_SlaveTransmitEvent callback. If no slave Rx transfer is busy, a master write to slave request invokes kI2C\_SlaveReceiveEvent callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The kI2C\_SlaveTransmitEvent and kI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

#### **Parameters**

- base The I2C peripheral base address.
- handle Pointer to i2c\_slave\_handle\_t structure which stores the transfer state.
- eventMask Bit mask formed by OR'ing together i2c\_slave\_transfer\_event\_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C\_SlaveAllEvents to enable all events.

#### **Return values**

- kStatus\_Success Slave transfers were successfully started.
- $\rm kStatus\_I2C\_Busy$  Slave transfers have already been started on this handle.

status\_t I2C\_SlaveSetSendBuffer(I2C\_Type \*base, volatile i2c\_slave\_transfer\_t \*transfer, const void \*txData, size\_t txSize, uint32\_t eventMask)

Starts accepting master read from slave requests.

The function can be called in response to kI2C\_SlaveTransmitEvent callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The kI2C\_SlaveTransmitEvent and kI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

### Parameters

- base The I2C peripheral base address.
- transfer Pointer to i2c\_slave\_transfer\_t structure.
- ${\rm txData}$  Pointer to data to send to master.
- txSize Size of txData in bytes.
- eventMask Bit mask formed by OR'ing together i2c\_slave\_transfer\_event\_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C\_SlaveAllEvents to enable all events.

# **Return values**

- kStatus\_Success Slave transfers were successfully started.
- $\rm kStatus\_I2C\_Busy$  Slave transfers have already been started on this handle.

Starts accepting master write to slave requests.

The function can be called in response to kI2C\_SlaveReceiveEvent callback to start a new slave Rx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c\_slave\_transfer\_event\_t enumerators for the events you wish to receive. The kI2C\_SlaveTransmitEvent and kI2C\_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C\_SlaveAllEvents constant is provided as a convenient way to enable all events.

#### Parameters

- base The I2C peripheral base address.
- transfer Pointer to i2c\_slave\_transfer\_t structure.
- rxData Pointer to data to store data from master.
- rxSize Size of rxData in bytes.
- eventMask Bit mask formed by OR'ing together i2c\_slave\_transfer\_event\_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C\_SlaveAllEvents to enable all events.

#### **Return values**

- kStatus\_Success Slave transfers were successfully started.
- $\rm kStatus\_I2C\_Busy$  Slave transfers have already been started on this handle.

static inline uint32\_t I2C\_SlaveGetReceivedAddress(I2C\_Type \*base, volatile *i2c\_slave\_transfer\_t* \*transfer)

Returns the slave address sent by the I2C master.

This function should only be called from the address match event callback kI2C\_SlaveAddressMatchEvent.

# Parameters

- base The I2C peripheral base address.
- transfer The I2C slave transfer.

#### Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

void I2C\_SlaveTransferAbort(I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)

Aborts the slave non-blocking transfers.

Note: This API could be called at any time to stop slave for handling the bus events.

#### Parameters

- base The I2C peripheral base address.
- handle Pointer to i2c\_slave\_handle\_t structure which stores the transfer state.

#### **Return values**

- kStatus\_Success –
- kStatus\_I2C\_Idle –

*status\_t* I2C\_SlaveTransferGetCount(I2C\_Type \*base, *i2c\_slave\_handle\_t* \*handle, size\_t \*count) Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.

#### **Parameters**

- base I2C base pointer.
- handle pointer to i2c\_slave\_handle\_t structure.
- count Number of bytes transferred so far by the non-blocking transaction.

#### **Return values**

- kStatus\_InvalidArgument count is Invalid.
- kStatus\_Success Successfully return the count.

void I2C\_SlaveTransferHandleIRQ(I2C\_Type \*base, i2c\_slave\_handle\_t \*handle)
 Reusable routine to handle slave interrupts.

**Note:** This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

#### Parameters

- base The I2C peripheral base address.
- ${\rm handle}$  Pointer to i2c\_slave\_handle\_t structure which stores the transfer state.

 $enum\_i2c\_slave\_address\_register$ 

I2C slave address register.

#### Values:

enumerator kI2C\_SlaveAddressRegister0 Slave Address 0 register.

enumerator kI2C\_SlaveAddressRegister1 Slave Address 1 register.

enumerator kI2C\_SlaveAddressRegister2 Slave Address 2 register.

enumerator kI2C\_SlaveAddressRegister3 Slave Address 3 register.

enum \_i2c\_slave\_address\_qual\_mode I2C slave address match options.

Values:

enumerator kI2C\_QualModeMask

The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

 $enumerator \ kI2C\_QualModeExtend$ 

The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

enum \_i2c\_slave\_bus\_speed

I2C slave bus speed options.

Values:

enumerator kI2C\_SlaveStandardMode

enumerator kI2C\_SlaveFastMode

enumerator kI2C\_SlaveFastModePlus

 $enumerator \ kI2C\_SlaveHsMode$ 

 $enum\_i2c\_slave\_transfer\_event$ 

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

Values:

 $enumerator \ kI2C\_SlaveAddressMatchEvent$ 

Received the slave address after a start or repeated start.

 $enumerator \ kI2C\_SlaveTransmitEvent$ 

Callback is requested to provide data to transmit (slave-transmitter role).

 $enumerator \ kI2C\_SlaveReceiveEvent$ 

Callback is requested to provide a buffer in which to place received data (slave-receiver role).

enumerator kI2C SlaveCompletionEvent All data in the active transfer have been consumed. enumerator kI2C SlaveDeselectedEvent The slave function has become deselected (SLVSEL flag changing from 1 to 0. enumerator kI2C SlaveAllEvents Bit mask of all available events. enum i2c slave fsm I2C slave software finite state machine states. Values: enumerator kI2C SlaveFsmAddressMatch enumerator kI2C SlaveFsmReceive enumerator kI2C SlaveFsmTransmit typedef enum *i2c slave address register* i2c slave address register t I2C slave address register. typedef struct *i2c slave address* i2c slave address t Data structure with 7-bit Slave address and Slave address disable. typedef enum\_i2c\_slave\_address\_qual\_mode i2c\_slave\_address\_qual\_mode\_t I2C slave address match options. typedef enum\_i2c\_slave\_bus\_speed i2c\_slave\_bus\_speed t I2C slave bus speed options. typedef struct \_i2c\_slave\_config i2c slave config t Structure with settings to initialize the I2C slave module. This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the I2C SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance. The configuration structure can be made constant so it resides in flash. typedef enum\_i2c\_slave\_transfer\_event i2c\_slave\_transfer\_event\_t Set of events sent to the callback for non blocking slave transfers. These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C\_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

typedef struct \_*i2c\_slave\_handle* i2c\_slave\_handle\_t

event through its transfer parameter.

I2C slave handle typedef.

 $typedef\ struct\ \_i2c\_slave\_transfer\ i2c\_slave\_transfer\_t$ 

I2C slave transfer structure.

typedef void (\*i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, volatile *i2c\_slave\_transfer\_t* \*transfer, void \*userData)

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C\_SlaveSetCallback() function after you have created a handle.

#### Param base

Base address for the I2C instance on which the event occurred.

#### Param transfer

Pointer to transfer descriptor containing values passed to and/or from the callback.

#### Param userData

Arbitrary pointer-sized value passed from the application.

typedef enum \_*i2c\_slave\_fsm* i2c\_slave\_fsm\_t

I2C slave software finite state machine states.

typedef void (\*flexcomm\_i2c\_master\_irq\_handler\_t)(I2C\_Type \*base, *i2c\_master\_handle\_t* \*handle)

#### Typedef for master interrupt handler.

typedef void (\*flexcomm\_i2c\_slave\_irq\_handler\_t)(I2C\_Type \*base, *i2c\_slave\_handle\_t* \*handle) Typedef for slave interrupt handler.

 $struct\_i2c\_slave\_address$ 

*#include <fsl\_i2c.h>* Data structure with 7-bit Slave address and Slave address disable.

#### **Public Members**

 $uint8\_t \; {\rm address}$ 

7-bit Slave address SLVADR.

 $bool \, {\rm addressDisable}$ 

Slave address disable SADISABLE.

 $struct\_i2c\_slave\_config$ 

*#include <fsl\_i2c.h>* Structure with settings to initialize the I2C slave module.

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the I2C\_SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

#### **Public Members**

*i2c\_slave\_address\_t* address0 Slave's 7-bit address and disable.

- *i2c\_slave\_address\_t* address1 Alternate slave 7-bit address and disable.
- *i2c\_slave\_address\_t* address2 Alternate slave 7-bit address and disable.
- *i2c\_slave\_address\_t* address3

Alternate slave 7-bit address and disable.

*i2c\_slave\_address\_qual\_mode\_t* qualMode Qualify mode for slave address 0.

#### uint8\_t qualAddress

Slave address qualifier for address 0.

#### $i2c\_slave\_bus\_speed\_t$ busSpeed

Slave bus speed mode. If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The busSpeed value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the busSpeed mode is unknown at compile time, use the longest data setup time kI2C\_SlaveStandardMode (250 ns)

 $bool \ {\rm enableSlave}$ 

Enable slave mode.

 $struct\_i2c\_slave\_transfer$ 

*#include <fsl\_i2c.h>* I2C slave transfer structure.

#### **Public Members**

*i2c\_slave\_handle\_t* \*handle Pointer to handle that contains this transfer.

*i2c\_slave\_transfer\_event\_t* event

Reason the callback is being invoked.

uint8\_t receivedAddress

Matching address send by master. 7-bits plus R/nW bit0

 $uint32\_t \; {\rm eventMask}$ 

Mask of enabled events.

uint8\_t \*rxData

Transfer buffer for receive data

const uint8\_t \*txData

Transfer buffer for transmit data

 $size_t txSize$ 

Transfer size

size\_t rxSize

Transfer size

 $size_t$  transferredCount

Number of bytes transferred during this transfer.

 $status_t$  completionStatus

Success or error code describing how the transfer completed. Only applies for kI2C\_SlaveCompletionEvent.

struct \_i2c\_slave\_handle

*#include <fsl\_i2c.h>* I2C slave handle structure.

**Note:** The contents of this structure are private and subject to change.

#### **Public Members**

volatile *i2c\_slave\_transfer\_t* transfer I2C slave transfer. volatile bool isBusy
 Whether transfer is busy.
volatile i2c\_slave\_fsm\_t slaveFsm
 slave transfer state machine.
i2c\_slave\_transfer\_callback\_t callback
 Callback function called at transfer event.

void \*userData Callback parameter passed to callback.

# 2.15 I2S: I2S Driver

# 2.16 I2S DMA Driver

void I2S\_TxTransferCreateHandleDMA(I2S\_Type \*base, *i2s\_dma\_handle\_t* \*handle, *dma\_handle\_t* \*dmaHandle, *i2s\_dma\_transfer\_callback\_t* callback, void \*userData)

Initializes handle for transfer of audio data.

#### Parameters

- ${\rm base}-I2S$  base pointer.
- handle pointer to handle structure.
- dmaHandle pointer to dma handle structure.
- callback function to be called back when transfer is done or fails.
- userData pointer to data passed to callback.

status\_t I2S\_TxTransferSendDMA(I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, i2s\_transfer\_t
transfer)

Begins or queue sending of the given data.

# Parameters

- base I2S base pointer.
- handle pointer to handle structure.
- transfer data buffer.

#### **Return values**

- kStatus\_Success –
- kStatus\_I2S\_Busy if all queue slots are occupied with unsent buffers.

void I2S\_TransferAbortDMA(I2S\_Type \*base, i2s\_dma\_handle\_t \*handle)

Aborts transfer of data.

#### Parameters

- base I2S base pointer.
- handle pointer to handle structure.

void I2S\_RxTransferCreateHandleDMA(I2S\_Type \*base, *i2s\_dma\_handle\_t* \*handle, *dma\_handle\_t* \*dmaHandle, *i2s\_dma\_transfer\_callback\_t* callback, void \*userData)

Initializes handle for reception of audio data.

#### **Parameters**

- base I2S base pointer.
- handle pointer to handle structure.
- dmaHandle pointer to dma handle structure.
- callback function to be called back when transfer is done or fails.
- userData pointer to data passed to callback.

status\_t I2S\_RxTransferReceiveDMA(I2S\_Type \*base, i2s\_dma\_handle\_t \*handle, i2s\_transfer\_t
transfer)

Begins or queue reception of data into given buffer.

# Parameters

- ${\rm base}-I2S$  base pointer.
- handle pointer to handle structure.
- transfer data buffer.

#### **Return values**

- kStatus\_Success –
- $\rm kStatus\_I2S\_Busy$  if all queue slots are occupied with buffers which are not full.

void I2S\_DMACallback(*dma\_handle\_t* \*handle, void \*userData, bool transferDone, uint32\_t tcds) Invoked from DMA interrupt handler.

### Parameters

- handle pointer to DMA handle structure.
- userData argument for user callback.
- transferDone if transfer was done.
- tcds –

void I2S\_TransferInstallLoopDMADescriptorMemory(*i2s\_dma\_handle\_t* \*handle, void \*dmaDescriptorAddr, size\_t dmaDescriptorNum)

Install DMA descriptor memory for loop transfer only.

This function used to register DMA descriptor memory for the i2s loop dma transfer.

It must be callbed before I2S\_TransferSendLoopDMA/I2S\_TransferReceiveLoopDMA and after I2S\_RxTransferCreateHandleDMA/I2S\_TxTransferCreateHandleDMA.

User should be take care about the address of DMA descriptor pool which required align with 16BYTE at least.

#### Parameters

- handle Pointer to i2s DMA transfer handle.
- dmaDescriptorAddr DMA descriptor start address.
- dmaDescriptorNum DMA descriptor number.

# Send link transfer data using DMA.

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop transfer, then more DMA descriptor memory required, user can use function I2S\_InstallDMADescriptorMemory to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function I2S\_TransferAbortDMA to stop the loop transfer.

#### **Parameters**

- base I2S peripheral base address.
- handle Pointer to usart\_dma\_handle\_t structure.
- xfer I2S DMA transfer structure. See i2s\_transfer\_t.
- loopTransferCount loop count

#### **Return values**

 $kStatus\_Success -$ 

Receive link transfer data using DMA.

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop transfer, then more DMA descriptor memory required, user can use function I2S\_InstallDMADescriptorMemory to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function I2S\_TransferAbortDMA to stop the loop transfer.

#### Parameters

- base I2S peripheral base address.
- handle Pointer to usart\_dma\_handle\_t structure.
- xfer I2S DMA transfer structure. See i2s\_transfer\_t.
- loopTransferCount loop count

#### **Return values**

 $kStatus\_Success -$ 

FSL\_I2S\_DMA\_DRIVER\_VERSION

I2S DMA driver version 2.3.3.

typedef struct\_i2s\_dma\_handle i2s\_dma\_handle\_t

Members not to be accessed / modified outside of the driver.

typedef void (\*i2s\_dma\_transfer\_callback\_t)(I2S\_Type \*base, *i2s\_dma\_handle\_t* \*handle, *status\_t* completionStatus, void \*userData)

Callback function invoked from DMA API on completion.

# Param base

I2S base pointer.

# Param handle

pointer to I2S transaction.

# Param completionStatus status of the transaction.

**Param userData** optional pointer to user arguments data.

struct \_\_i2s\_dma\_handle
 #include <fsl\_i2s\_dma.h> i2s dma handle

# **Public Members**

uint32\_t state
Internal state of I2S DMA transfer
uint8\_t bytesPerFrame
bytes per frame
i2s\_dma\_transfer\_callback\_t completionCallback
Callback function pointer
void \*userData
Application data passed to callback
dma\_handle\_t \*dmaHandle
DMA handle
volatile i2s\_transfer\_t i2sQueue[(4U)]
Transfer queue storing transfer buffers
volatile uint8\_t queueUser
Queue index where user's next transfer will be stored

volatile uint8\_t queueDriver Queue index of buffer actually used by the driver

dma\_descriptor\_t \*i2sLoopDMADescriptor
 descriptor pool pointer

size\_t i2sLoopDMADescriptorNum number of descriptor in descriptors pool

# 2.17 I2S Driver

void I2S\_TxInit(I2S\_Type \*base, const i2s\_config\_t \*config)

Initializes the FLEXCOMM peripheral for I2S transmit functionality.

Ungates the FLEXCOMM clock and configures the module for I2S transmission using a configuration structure. The configuration structure can be custom filled or set with default values by I2S\_TxGetDefaultConfig().

Note: This API should be called at the beginning of the application to use the I2S driver.

# Parameters

- base I2S base pointer.
- config pointer to I2S configuration structure.

void I2S\_RxInit(I2S\_Type \*base, const i2s\_config\_t \*config)

Initializes the FLEXCOMM peripheral for I2S receive functionality.

Ungates the FLEXCOMM clock and configures the module for I2S receive using a configuration structure. The configuration structure can be custom filled or set with default values by I2S\_RxGetDefaultConfig().

Note: This API should be called at the beginning of the application to use the I2S driver.

#### Parameters

- base I2S base pointer.
- config pointer to I2S configuration structure.

#### void I2S\_TxGetDefaultConfig(i2s\_config\_t \*config)

Sets the I2S Tx configuration structure to default values.

This API initializes the configuration structure for use in I2S\_TxInit(). The initialized structure can remain unchanged in I2S\_TxInit(), or it can be modified before calling I2S\_TxInit(). Example:

i2s\_config\_t config; I2S\_TxGetDefaultConfig(&config);

#### Default values:

```
config->masterSlave = kI2S_MasterSlaveNormalMaster;
config->mode = kI2S_ModeI2sClassic;
config->rightLow = false;
config->leftJust = false;
config->pdmData = false;
config->sckPol = false;
config->wsPol = false;
config->wsPol = false;
config->divider = 1;
config->oneChannel = false;
config->dataLength = 16;
config->dataLength = 32;
config->position = 0;
config->position = 0;
config->txEmptyZero = true;
config->pack48 = false;
```

#### **Parameters**

• config – pointer to I2S configuration structure.

void I2S\_RxGetDefaultConfig(i2s\_config\_t \*config)

Sets the I2S Rx configuration structure to default values.

This API initializes the configuration structure for use in I2S\_RxInit(). The initialized structure can remain unchanged in I2S\_RxInit(), or it can be modified before calling I2S\_RxInit(). Example:

i2s\_config\_t config; I2S\_RxGetDefaultConfig(&config);

#### Default values:

$$\label{eq:config-smaller} \begin{split} & config->masterSlave = kI2S\_MasterSlaveNormalSlave; \\ & config->mode = kI2S\_ModeI2sClassic; \end{split}$$

(continues on next page)
(continued from previous page)

config->rightLow = false; config->leftJust = false; config->pdmData = false; config->pdmData = false; config->sckPol = false; config->wsPol = false; config->divider = 1; config->oneChannel = false; config->dataLength = 16; config->frameLength = 32; config->position = 0; config->position = 0; config->txEmptyZero = false; config->pack48 = false;

#### **Parameters**

• config – pointer to I2S configuration structure.

void I2S\_Deinit(I2S\_Type \*base)

De-initializes the I2S peripheral.

This API gates the FLEXCOMM clock. The I2S module can't operate unless I2S\_TxInit or I2S\_RxInit is called to enable the clock.

#### Parameters

• base – I2S base pointer.

void I2S\_SetBitClockRate(I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)

Transmitter/Receiver bit clock rate configurations.

#### **Parameters**

- base SAI base pointer.
- sourceClockHz bit clock source frequency.
- sampleRate audio data sample rate.
- bitWidth audio data bitWidth.
- channelNumbers audio channel numbers.

void I2S\_TxTransferCreateHandle(I2S\_Type \*base, *i2s\_handle\_t* \*handle, *i2s\_transfer\_callback\_t* callback, void \*userData)

Initializes handle for transfer of audio data.

#### **Parameters**

- base I2S base pointer.
- handle pointer to handle structure.
- callback function to be called back when transfer is done or fails.
- userData pointer to data passed to callback.

status\_t I2S\_TxTransferNonBlocking(I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_t
transfer)

Begins or queue sending of the given data.

#### Parameters

- base I2S base pointer.
- handle pointer to handle structure.

• transfer – data buffer.

# **Return values**

- kStatus\_Success –
- kStatus\_I2S\_Busy if all queue slots are occupied with unsent buffers.

void I2S\_TxTransferAbort(I2S\_Type \*base, i2s\_handle\_t \*handle)

# Aborts sending of data.

## Parameters

- base I2S base pointer.
- handle pointer to handle structure.

void I2S\_RxTransferCreateHandle(I2S\_Type \*base, *i2s\_handle\_t* \*handle, *i2s\_transfer\_callback\_t* callback, void \*userData)

Initializes handle for reception of audio data.

# Parameters

- base I2S base pointer.
- handle pointer to handle structure.
- callback function to be called back when transfer is done or fails.
- userData pointer to data passed to callback.

status\_t I2S\_RxTransferNonBlocking(I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_t

transfer)

# Begins or queue reception of data into given buffer.

# Parameters

- base I2S base pointer.
- handle pointer to handle structure.
- transfer data buffer.

# **Return values**

- kStatus\_Success –
- $\rm kStatus\_I2S\_Busy$  if all queue slots are occupied with buffers which are not full.

void I2S\_RxTransferAbort(I2S\_Type \*base, i2s\_handle\_t \*handle)

## Aborts receiving of data.

## Parameters

- base I2S base pointer.
- handle pointer to handle structure.

status\_t I2S\_TransferGetCount(I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)
Returns number of bytes transferred so far.

## Parameters

- $\mathrm{base}-\mathrm{I2S}$  base pointer.
- handle pointer to handle structure.
- count **[out]** number of bytes transferred so far by the non-blocking transaction.

## **Return values**

- kStatus\_Success –
- kStatus\_NoTransferInProgress there is no non-blocking transaction currently in progress.

status\_t I2S\_TransferGetErrorCount(I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)
Returns number of buffer underruns or overruns.

## Parameters

- base I2S base pointer.
- handle pointer to handle structure.
- count **[out]** number of transmit errors encountered so far by the nonblocking transaction.

#### **Return values**

- kStatus\_Success –
- kStatus\_NoTransferInProgress there is no non-blocking transaction currently in progress.

static inline void I2S\_Enable(I2S\_Type \*base)

Enables I2S operation.

#### Parameters

• base – I2S base pointer.

 $\label{eq:list_transf} void \ {\tt I2S\_EnableSecondaryChannel} ({\tt I2S\_Type *base, uint32\_t channel, bool oneChannel, uint32\_t position})$ 

Enables I2S secondary channel.

#### **Parameters**

- base I2S base pointer.
- channel seondary channel channel number, reference \_i2s\_secondary\_channel.
- oneChannel true is treated as single channel, functionality left channel for this pair.
- ${\rm position}$  define the location within the frame of the data, should not bigger than 0x1FFU.

 $\label{eq:static} static inline void I2S\_DisableSecondaryChannel(I2S\_Type *base, uint32\_t channel) \\ Disables I2S secondary channel.$ 

## Parameters

- base I2S base pointer.
- channel seondary channel channel number, reference \_i2s\_secondary\_channel.

static inline void I2S\_Disable(I2S\_Type \*base)

Disables I2S operation.

#### **Parameters**

• base – I2S base pointer.

static inline void I2S\_EnableInterrupts(I2S\_Type \*base, uint32\_t interruptMask)

Enables I2S FIFO interrupts.

#### **Parameters**

• base – I2S base pointer.

• interruptMask – bit mask of interrupts to enable. See i2s\_flags\_t for the set of constants that should be OR'd together to form the bit mask.

static inline void I2S\_DisableInterrupts(I2S\_Type \*base, uint32\_t interruptMask)

Disables I2S FIFO interrupts.

# Parameters

- $\mathrm{base}-\mathrm{I2S}$  base pointer.
- interruptMask bit mask of interrupts to enable. See i2s\_flags\_t for the set of constants that should be OR'd together to form the bit mask.

static inline uint32\_t I2S\_GetEnabledInterrupts(I2S\_Type \*base) Returns the set of currently enabled I2S FIFO interrupts.

# **Parameters**

• base – I2S base pointer.

# Returns

A bitmask composed of i2s\_flags\_t enumerators OR'd together to indicate the set of enabled interrupts.

status\_t I2S\_EmptyTxFifo(I2S\_Type \*base)

Flush the valid data in TX fifo.

# Parameters

• base – I2S base pointer.

# Returns

kStatus\_Fail empty TX fifo failed, kStatus\_Success empty tx fifo success.

void I2S\_TxHandleIRQ(I2S\_Type \*base, i2s\_handle\_t \*handle)

Invoked from interrupt handler when transmit FIFO level decreases.

## **Parameters**

- $\mathrm{base}-\mathrm{I2S}$  base pointer.
- handle pointer to handle structure.

void I2S\_RxHandleIRQ(I2S\_Type \*base, i2s\_handle\_t \*handle)

Invoked from interrupt handler when receive FIFO level decreases.

# Parameters

- base I2S base pointer.
- ${\rm handle}$  pointer to handle structure.

# FSL\_I2S\_DRIVER\_VERSION

I2S driver version 2.3.2.

\_i2s\_status I2S status codes.

Values:

enumerator kStatus\_I2S\_BufferComplete

Transfer from/into a single buffer has completed

enumerator kStatus\_I2S\_Done

All buffers transfers have completed

enumerator kStatus\_I2S\_Busy

Already performing a transfer and cannot queue another buffer

# $enum\_i2s\_flags$

I2S flags.

#### Note: These enums are meant to be OR'd together to form a bit mask.

Values: enumerator kI2S TxErrorFlag TX error interrupt enumerator kI2S TxLevelFlag TX level interrupt enumerator kI2S RxErrorFlag **RX** error interrupt enumerator kI2S RxLevelFlag RX level interrupt enum i2s master slave Master / slave mode. Values: enumerator kI2S MasterSlaveNormalSlave Normal slave enumerator kI2S\_MasterSlaveWsSyncMaster WS synchronized master enumerator kI2S\_MasterSlaveExtSckMaster Master using existing SCK enumerator kI2S MasterSlaveNormalMaster Normal master enum i2s mode I2S mode. Values: enumerator kI2S ModeI2sClassic I2S classic mode enumerator kI2S\_ModeDspWs50 DSP mode, WS having 50% duty cycle enumerator kI2S\_ModeDspWsShort DSP mode, WS having one clock long pulse enumerator kI2S\_ModeDspWsLong DSP mode, WS having one data slot long pulse \_i2s\_secondary\_channel I2S secondary channel. Values:

enumerator kI2S\_SecondaryChannel1 secondary channel 1 enumerator kI2S\_SecondaryChannel2 secondary channel 2 enumerator kI2S\_SecondaryChannel3 secondary channel 3

typedef enum *\_i2s\_flags* i2s\_flags\_t I2S flags.

## Note: These enums are meant to be OR'd together to form a bit mask.

typedef enum\_*i2s\_master\_slave* i2s\_master\_slave\_t Master / slave mode.

typedef enum \_*i2s\_mode* i2s\_mode\_t I2S mode.

typedef struct \_*i2s\_config* i2s\_config\_t I2S configuration structure.

typedef struct\_*i2s\_transfer* i2s\_transfer\_t Buffer to transfer from or receive audio data into.

typedef struct \_*i2s\_handle* i2s\_handle\_t Transactional state of the initialized transfer or receive I2S operation.

typedef void (\*i2s\_transfer\_callback\_t)(I2S\_Type \*base, *i2s\_handle\_t* \*handle, *status\_t* completionStatus, void \*userData)

Callback function invoked from transactional API on completion of a single buffer transfer.

Param base I2S base pointer.

**Param handle** pointer to I2S transaction.

**Param completionStatus** status of the transaction.

Param userData

optional pointer to user arguments data.

#### I2S\_NUM\_BUFFERS

Number of buffers .

 $struct\_i2s\_config$ 

*#include <fsl\_i2s.h>* I2S configuration structure.

# **Public Members**

*i2s\_master\_slave\_t* masterSlave

Master / slave configuration

 $\textit{i2s\_mode\_t} \bmod e$ 

I2S mode

 $bool \ {\rm rightLow}$ 

Right channel data in low portion of FIFO

	bool leftJust Left justify data in FIFO
	bool pdmData Data source is the D-Mic subsystem
	bool sckPol SCK polarity
	bool wsPol WS polarity
	uint16_t divider Flexcomm function clock divider (1 - 4096)
	bool oneChannel true mono, false stereo
	uint8_t dataLength Data length (4 - 32)
	uint16_t frameLength Frame width (4 - 512)
	uint16_t position Data position in the frame
	uint8_t watermark FIFO trigger level
	bool txEmptyZero Transmit zero when buffer becomes empty or last item
	bool pack48 Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)
stru	cti2s_transfer #include <fsl_i2s.h> Buffer to transfer from or receive audio data into.</fsl_i2s.h>
	Public Members

uint8\_t \*data

Pointer to data buffer.

 $size\_t \; \mathrm{dataSize}$ 

Buffer size in bytes.

# $struct\_i2s\_handle$

*#include <fsl\_i2s.h>* Members not to be accessed / modified outside of the driver.

# **Public Members**

volatile uint32\_t state State of transfer

*i2s\_transfer\_callback\_t* completionCallback Callback function pointer

void *userData Application data passed to callback
bool oneChannel
true mono, false stereo uint8_t dataLength
Data length (4 - 32)
bool pack48 Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)
uint8_t watermark FIFO trigger level
<b>bool</b> useFifo48H
When dataLength 17-24: true use FIFOWR48H, false use FIFOWR
volatile <i>i2s_transfer_t</i> i2sQueue[(4U)] Transfer queue storing transfer buffers
volatile uint8_t queueUser Queue index where user's next transfer will be stored
volatile uint8_t queueDriver Queue index of buffer actually used by the driver
volatile uint32_t errorCount Number of buffer underruns/overruns
volatile uint32_t transferCount
Number of bytes transferred

#### IAP: In Application Programming Driver 2.18

status\_t IAP\_ReadPartID(uint32\_t \*partID) Read part identification number.

This function is used to read the part identification number.

## **Parameters**

• partID – Address to store the part identification number.

# **Return values**

kStatus\_IAP\_Success - Api has been executed successfully.

status\_t IAP\_ReadBootCodeVersion(uint32\_t \*bootCodeVersion)

Read boot code version number.

This function is used to read the boot code version number.

note Boot code version is two 32-bit words. Word 0 is the major version, word 1 is the minor version.

# **Parameters**

• bootCodeVersion – Address to store the boot code version.

# **Return values**

kStatus\_IAP\_Success - Api has been executed successfully.

void IAP\_ReinvokeISP(uint8\_t ispType, uint32\_t \*status)

Reinvoke ISP.

This function is used to invoke the boot loader in ISP mode. It maps boot vectors and configures the peripherals for ISP.

note The error response will be returned when IAP is disabled or an invalid ISP type selection appears. The call won't return unless an error occurs, so there can be no status code.

#### **Parameters**

• ispType – ISP type selection.

• status – store the possible status.

#### **Return values**

 $kStatus\_IAP\_ReinvokeISPConfig-reinvoke\ configuration\ error.$ 

status\_t IAP\_ReadUniqueID(uint32\_t \*uniqueID)

Read unique identification.

This function is used to read the unique id.

#### **Parameters**

• uniqueID – store the uniqueID.

## Return values

 $\rm kStatus\_IAP\_Success$  – Api has been executed successfully.

status\_t IAP\_PrepareSectorForWrite(uint32\_t startSector, uint32\_t endSector)

Prepare sector for write operation.

This function prepares sector(s) for write/erase operation. This function must be called before calling the IAP\_CopyRamToFlash() or IAP\_EraseSector() or IAP\_ErasePage() function. The end sector number must be greater than or equal to the start sector number.

#### Parameters

- startSector Start sector number.
- endSector End sector number.

#### **Return values**

- kStatus\_IAP\_Success Api has been executed successfully.
- kStatus\_IAP\_NoPower Flash memory block is powered down.
- kStatus\_IAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_IAP\_InvalidSector Sector number is invalid or end sector number is greater than start sector number.
- kStatus\_IAP\_Busy Flash programming hardware interface is busy.

## Copy RAM to flash.

This function programs the flash memory. Corresponding sectors must be prepared via IAP\_PrepareSectorForWrite before calling this function.

#### **Parameters**

• dstAddr Destination flash address where bytes data written. the address should be multiples to be of are FSL FEATURE SYSCON FLASH PAGE SIZE BYTES boundary.

- srcAddr Source ram address from where data bytes are to be read.
- numOfBytes Number of bytes to be written, it should be multiples of FSL\_FEATURE\_SYSCON\_FLASH\_PAGE\_SIZE\_BYTES, and ranges from FSL\_FEATURE\_SYSCON\_FLASH\_PAGE\_SIZE\_BYTES to FSL\_FEATURE\_SYSCON\_FLASH\_SECTOR\_SIZE\_BYTES.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

## **Return values**

- kStatus\_IAP\_Success Api has been executed successfully.
- kStatus\_IAP\_NoPower Flash memory block is powered down.
- kStatus\_IAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_IAP\_SrcAddrError Source address is not on word boundary.
- kStatus\_IAP\_DstAddrError Destination address is not on a correct boundary.
- kStatus\_IAP\_SrcAddrNotMapped Source address is not mapped in the memory map.
- $\rm kStatus\_IAP\_DstAddrNotMapped$  Destination address is not mapped in the memory map.
- kStatus\_IAP\_CountError Byte count is not multiple of 4 or is not a permitted value.
- ${\rm kStatus\_IAP\_NotPrepared}$  Command to prepare sector for write operation has not been executed.
- kStatus\_IAP\_Busy Flash programming hardware interface is busy.

status\_t IAP\_EraseSector(uint32\_t startSector, uint32\_t endSector, uint32\_t systemCoreClock)
Erase sector.

This function erases sector(s). The end sector number must be greater than or equal to the start sector number.

## Parameters

- startSector Start sector number.
- endSector End sector number.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

## **Return values**

- kStatus\_IAP\_Success Api has been executed successfully.
- kStatus\_IAP\_NoPower Flash memory block is powered down.
- kStatus\_IAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_IAP\_InvalidSector Sector number is invalid or end sector number is greater than start sector number.
- kStatus\_IAP\_NotPrepared Command to prepare sector for write operation has not been executed.
- kStatus\_IAP\_Busy Flash programming hardware interface is busy.

status\_t IAP\_ErasePage(uint32\_t startPage, uint32\_t endPage, uint32\_t systemCoreClock)

# Erase page.

This function erases page(s). The end page number must be greater than or equal to the start page number.

#### Parameters

- startPage Start page number.
- endPage End page number.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

#### **Return values**

- kStatus\_IAP\_Success Api has been executed successfully.
- kStatus\_IAP\_NoPower Flash memory block is powered down.
- kStatus\_IAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_IAP\_InvalidSector Page number is invalid or end page number is greater than start page number.
- kStatus\_IAP\_NotPrepared Command to prepare sector for write operation has not been executed.
- kStatus\_IAP\_Busy Flash programming hardware interface is busy.

status\_t IAP\_BlankCheckSector(uint32\_t startSector, uint32\_t endSector)

Blank check sector(s)

Blank check single or multiples sectors of flash memory. The end sector number must be greater than or equal to the start sector number. It can be used to verify the sector erasure after IAP\_EraseSector call.

#### Parameters

- startSector Start sector number.
- endSector End sector number.

## **Return values**

- kStatus\_IAP\_Success One or more sectors are in erased state.
- kStatus\_IAP\_NoPower Flash memory block is powered down.
- +  $\rm kStatus\_IAP\_NoClock$  Flash memory block or controller is not clocked.
- kStatus\_IAP\_SectorNotblank One or more sectors are not blank.

status\_t IAP\_Compare(uint32\_t dstAddr, uint32\_t \*srcAddr, uint32\_t numOfBytes)

Compare memory contents of flash with ram.

This function compares the contents of flash and ram. It can be used to verify the flash memory contents after IAP\_CopyRamToFlash call.

#### Parameters

- dstAddr Destination flash address.
- srcAddr Source ram address.
- numOfBytes Number of bytes to be compared.

## **Return values**

• kStatus\_IAP\_Success – Contents of flash and ram match.

- kStatus\_IAP\_NoPower Flash memory block is powered down.
- kStatus\_IAP\_NoClock Flash memory block or controller is not clocked.
- kStatus\_IAP\_AddrError Address is not on word boundary.
- kStatus\_IAP\_AddrNotMapped Address is not mapped in the memory map.
- kStatus\_IAP\_CountError Byte count is not multiple of 4 or is not a permitted value.
- ${\rm kStatus\_IAP\_CompareError}$  Destination and source memory contents do not match.

status\_t IAP\_ExtendedFlashSignatureRead(uint32\_t startPage, uint32\_t endPage, uint32\_t
numOfStates, uint32\_t \*signature)

Extended Read signature.

This function calculates the signature value for one or more pages of on-chip flash memory.

#### **Parameters**

- startPage Start page number.
- endPage End page number.
- numOfStates Number of wait states.
- signature Address to store the signature value.

#### **Return values**

 $\rm kStatus\_IAP\_Success$  – Api has been executed successfully.

status\_t IAP\_ReadFlashSignature(uint32\_t \*signature)

Read flash signature.

This funtion is used to obtain a 32-bit signature value of the entire flash memory.

#### Parameters

• signature – Address to store the 32-bit generated signature value.

## **Return values**

kStatus\_IAP\_Success – Api has been executed successfully.

FSL\_IAP\_DRIVER\_VERSION

iap status codes.

## Values:

enumerator kStatus\_IAP\_Success

Api is executed successfully

enumerator kStatus\_IAP\_InvalidCommand

Invalid command

enumerator kStatus\_IAP\_SrcAddrError Source address is not on word boundary

enumerator kStatus\_IAP\_DstAddrError Destination address is not on a correct boundary

enumerator kStatus\_IAP\_SrcAddrNotMapped Source address is not mapped in the memory map

	enumerator kStatus_IAP_DstAddrNotMapped Destination address is not mapped in the memory map
	enumerator kStatus_IAP_CountError Byte count is not multiple of 4 or is not a permitted value
	enumerator kStatus_IAP_InvalidSector Sector/page number is invalid or end sector/page number is greater than start sec- tor/page number
	enumerator kStatus_IAP_SectorNotblank One or more sectors are not blank
	enumerator kStatus_IAP_NotPrepared Command to prepare sector for write operation has not been executed
	enumerator kStatus_IAP_CompareError Destination and source memory contents do not match
	enumerator kStatus_IAP_Busy Flash programming hardware interface is busy
	enumerator kStatus_IAP_ParamError Insufficient number of parameters or invalid parameter
	enumerator kStatus_IAP_AddrError Address is not on word boundary
	enumerator kStatus_IAP_AddrNotMapped Address is not mapped in the memory map
	enumerator kStatus_IAP_NoPower Flash memory block is powered down
	enumerator kStatus_IAP_NoClock Flash memory block or controller is not clocked
	enumerator kStatus_IAP_ReinvokeISPConfig Reinvoke configuration error
enui	m _iap_commands iap command codes.
	Values: enumerator kIapCmd_IAP_ReadFactorySettings Read the factory settings
	enumerator kIapCmd_IAP_PrepareSectorforWrite Prepare Sector for write
	enumerator kIapCmd_IAP_CopyRamToFlash Copy RAM to flash
	enumerator kIapCmd_IAP_EraseSector Erase Sector
	enumerator kIapCmd_IAP_BlankCheckSector Blank check sector
	enumerator kIapCmd_IAP_ReadPartId Read part id

```
enumerator {\it kIapCmd\_IAP\_Read\_BootromVersion}
         Read bootrom version
    enumerator kIapCmd_IAP_Compare
         Compare
    enumerator kIapCmd_IAP_ReinvokeISP
        Reinvoke ISP
    enumerator kIapCmd_IAP_ReadUid
        Read Uid
    enumerator kIapCmd_IAP_ErasePage
        Erase Page
    enumerator kIapCmd_IAP_ReadSignature
         Read Signature
    enumerator {\it kIapCmd\_IAP\_ExtendedReadSignature}
        Extended Read Signature
    enumerator kIapCmd_IAP_ReadEEPROMPage
         Read EEPROM page
    enumerator kIapCmd_IAP_WriteEEPROMPage
        Write EEPROM page
enum _flash_access_time
    Flash memory access time.
    Values:
    enumerator kFlash_IAP_OneSystemClockTime
    enumerator kFlash IAP TwoSystemClockTime
         1 system clock flash access time
    enumerator kFlash IAP ThreeSystemClockTime
         2 system clock flash access time
```

# 2.19 INPUTMUX: Input Multiplexing Driver

```
FSL_INPUTMUX_DRIVER_VERSION
Group interrupt driver version for SDK.
enum _inputmux_connection_t
INPUTMUX connections type.
Values:
enumerator kINPUTMUX_MainOscToFreqmeas
Frequency measure.
enumerator kINPUTMUX_Fro12MhzToFreqmeas
enumerator kINPUTMUX_WdtOscToFreqmeas
enumerator kINPUTMUX_32KhzOscToFreqmeas
enumerator kINPUTMUX_MainClkToFreqmeas
```

enumerator kINPUTMUX\_GpioPort0Pin4ToFreqmeas enumerator kINPUTMUX\_GpioPort0Pin20ToFreqmeas enumerator kINPUTMUX\_GpioPort0Pin24ToFreqmeas enumerator kINPUTMUX\_GpioPort1Pin4ToFreqmeas Pin Interrupt.

enumerator kINPUTMUX\_GpioPort0Pin0ToPintsel enumerator kINPUTMUX\_GpioPort0Pin1ToPintsel enumerator kINPUTMUX GpioPort0Pin2ToPintsel enumerator kINPUTMUX GpioPort0Pin3ToPintsel enumerator kINPUTMUX GpioPort0Pin4ToPintsel enumerator kINPUTMUX\_GpioPort0Pin5ToPintsel enumerator kINPUTMUX\_GpioPort0Pin6ToPintsel enumerator kINPUTMUX\_GpioPort0Pin7ToPintsel enumerator kINPUTMUX\_GpioPort0Pin8ToPintsel enumerator kINPUTMUX\_GpioPort0Pin9ToPintsel enumerator kINPUTMUX\_GpioPort0Pin10ToPintsel enumerator kINPUTMUX\_GpioPort0Pin11ToPintsel enumerator kINPUTMUX\_GpioPort0Pin12ToPintsel enumerator kINPUTMUX GpioPort0Pin13ToPintsel enumerator kINPUTMUX GpioPort0Pin14ToPintsel enumerator kINPUTMUX GpioPort0Pin15ToPintsel enumerator kINPUTMUX GpioPort0Pin16ToPintsel enumerator kINPUTMUX GpioPort0Pin17ToPintsel enumerator kINPUTMUX\_GpioPort0Pin18ToPintsel enumerator kINPUTMUX\_GpioPort0Pin19ToPintsel enumerator kINPUTMUX\_GpioPort0Pin20ToPintsel enumerator kINPUTMUX\_GpioPort0Pin21ToPintsel enumerator kINPUTMUX\_GpioPort0Pin22ToPintsel enumerator kINPUTMUX\_GpioPort0Pin23ToPintsel enumerator kINPUTMUX GpioPort0Pin24ToPintsel enumerator kINPUTMUX GpioPort0Pin25ToPintsel enumerator kINPUTMUX GpioPort0Pin26ToPintsel enumerator kINPUTMUX GpioPort0Pin27ToPintsel

enumerator kINPUTMUX GpioPort0Pin28ToPintsel enumerator kINPUTMUX\_GpioPort0Pin29ToPintsel enumerator kINPUTMUX\_GpioPort0Pin30ToPintsel enumerator kINPUTMUX\_GpioPort0Pin31ToPintsel enumerator kINPUTMUX\_GpioPort1Pin0ToPintsel enumerator kINPUTMUX\_GpioPort1Pin1ToPintsel enumerator kINPUTMUX GpioPort1Pin2ToPintsel enumerator kINPUTMUX GpioPort1Pin3ToPintsel enumerator kINPUTMUX\_GpioPort1Pin4ToPintsel enumerator kINPUTMUX\_GpioPort1Pin5ToPintsel enumerator kINPUTMUX\_GpioPort1Pin6ToPintsel enumerator kINPUTMUX GpioPort1Pin7ToPintsel enumerator kINPUTMUX\_GpioPort1Pin8ToPintsel enumerator kINPUTMUX\_GpioPort1Pin9ToPintsel enumerator kINPUTMUX\_GpioPort1Pin10ToPintsel enumerator kINPUTMUX\_GpioPort1Pin11ToPintsel enumerator kINPUTMUX\_GpioPort1Pin12ToPintsel enumerator kINPUTMUX GpioPort1Pin13ToPintsel enumerator kINPUTMUX GpioPort1Pin14ToPintsel enumerator kINPUTMUX GpioPort1Pin15ToPintsel enumerator kINPUTMUX\_GpioPort1Pin16ToPintsel enumerator kINPUTMUX\_GpioPort1Pin17ToPintsel enumerator kINPUTMUX\_GpioPort1Pin18ToPintsel enumerator kINPUTMUX\_GpioPort1Pin19ToPintsel enumerator kINPUTMUX\_GpioPort1Pin20ToPintsel enumerator kINPUTMUX\_GpioPort1Pin21ToPintsel enumerator kINPUTMUX\_GpioPort1Pin22ToPintsel enumerator kINPUTMUX\_GpioPort1Pin23ToPintsel enumerator kINPUTMUX GpioPort1Pin24ToPintsel enumerator kINPUTMUX GpioPort1Pin25ToPintsel enumerator kINPUTMUX GpioPort1Pin26ToPintsel enumerator kINPUTMUX\_GpioPort1Pin27ToPintsel enumerator kINPUTMUX\_GpioPort1Pin28ToPintsel

enumerator kINPUTMUX\_GpioPort1Pin29ToPintsel enumerator kINPUTMUX\_GpioPort1Pin30ToPintsel enumerator kINPUTMUX GpioPort1Pin31ToPintsel DMA ITRIG. enumerator kINPUTMUX\_Adc0SeqaIrqToDma enumerator kINPUTMUX\_ADC0SeqbIrqToDma enumerator kINPUTMUX\_Sct0DmaReq0ToDma enumerator kINPUTMUX Sct0DmaReq1ToDma enumerator kINPUTMUX Ctimer0M0ToDma enumerator kINPUTMUX Ctimer0M1ToDma enumerator kINPUTMUX\_Ctimer1M0ToDma enumerator kINPUTMUX\_Ctimer3M0ToDma enumerator kINPUTMUX PinInt0ToDma enumerator kINPUTMUX\_PinInt1ToDma enumerator kINPUTMUX\_PinInt2ToDma enumerator kINPUTMUX\_PinInt3ToDma enumerator kINPUTMUX\_Otrig0ToDma enumerator kINPUTMUX\_Otrig1ToDma enumerator kINPUTMUX Otrig2ToDma enumerator kINPUTMUX\_Otrig3ToDma DMA OTRIG.

enumerator kINPUTMUX\_DmaFlexcomm0RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm0TxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm1RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm2RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm2TxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm3RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm3RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm3TxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm4RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm4RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm4RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm4TxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm5RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm5RxTrigoutToTriginChannels enumerator kINPUTMUX\_DmaFlexcomm6TxTrigoutToTriginChannels

enumerator kINPUTMUX\_DmaFlexcomm7RxTrigoutToTriginChannels

 $enumerator {\it kINPUTMUX\_DmaFlexcomm7TxTrigoutToTriginChannels}$ 

enumerator kINPUTMUX\_DmaChannel18\_TrigoutToTriginChannels

 $enumerator {\it kINPUTMUX\_DmaChannel19\_TrigoutToTriginChannels}$ 

typedef enum\_*inputmux\_connection\_t* inputmux\_connection\_t INPUTMUX connections type.

## void INPUTMUX\_Init(void \*base)

Initialize INPUTMUX peripheral.

This function enables the INPUTMUX clock.

## **Parameters**

• base – Base address of the INPUTMUX peripheral.

# **Return values**

None. -

void INPUTMUX\_AttachSignal(void \*base, uint32\_t index, *inputmux\_connection\_t* connection) Attaches a signal.

This function attaches multiplexed signals from INPUTMUX to target signals. For example, to attach GPIO PORT0 Pin 5 to PINT peripheral, do the following:

INPUTMUX\_AttachSignal(INPUTMUX, 2, kINPUTMUX\_GpioPort0Pin5ToPintsel);

In this example, INTMUX has 8 registers for PINT, PINT\_SEL0~PINT\_SEL7. With parameter index specified as 2, this function configures register PINT\_SEL2.

## Parameters

- base Base address of the INPUTMUX peripheral.
- index The serial number of destination register in the group of INPUT-MUX registers with same name.
- connection Applies signal from source signals collection to target signal.

## **Return values**

None. -

void INPUTMUX\_Deinit(void \*base)

Deinitialize INPUTMUX peripheral.

This function disables the INPUTMUX clock.

## Parameters

• base – Base address of the INPUTMUX peripheral.

**Return values** 

None. –

PINTSEL\_PMUX\_ID Periphinmux IDs.

DMA\_TRIG0\_PMUX\_ID

DMA\_OTRIG\_PMUX\_ID

FREQMEAS\_PMUX\_ID

PMUX\_SHIFT

# 2.20 Common Driver

```
FSL COMMON DRIVER VERSION
    common driver version.
DEBUG_CONSOLE_DEVICE_TYPE_NONE
    No debug console.
DEBUG_CONSOLE_DEVICE_TYPE_UART
    Debug console based on UART.
DEBUG CONSOLE_DEVICE_TYPE_LPUART
    Debug console based on LPUART.
DEBUG CONSOLE DEVICE TYPE LPSCI
    Debug console based on LPSCI.
DEBUG_CONSOLE_DEVICE_TYPE_USBCDC
    Debug console based on USBCDC.
DEBUG CONSOLE DEVICE TYPE FLEXCOMM
    Debug console based on FLEXCOMM.
DEBUG CONSOLE DEVICE TYPE IUART
    Debug console based on i.MX UART.
DEBUG_CONSOLE_DEVICE_TYPE_VUSART
    Debug console based on LPC_VUSART.
DEBUG CONSOLE DEVICE TYPE MINI USART
    Debug console based on LPC_USART.
DEBUG CONSOLE DEVICE TYPE SWO
    Debug console based on SWO.
DEBUG_CONSOLE_DEVICE_TYPE_QSCI
    Debug console based on QSCI.
MIN(a, b)
    Computes the minimum of a and b.
MAX(a, b)
    Computes the maximum of a and b.
UINT16 MAX
    Max value of uint16_t type.
UINT32 MAX
    Max value of uint32_t type.
SDK ATOMIC LOCAL ADD(addr, val)
    Add value val from the variable at address address.
SDK ATOMIC LOCAL SUB(addr, val)
    Subtract value val to the variable at address address.
SDK ATOMIC LOCAL SET(addr, bits)
    Set the bits specifiled by bits to the variable at address address.
```

$SDK_{-}$	_ATOMIC_LOCAL_CLEAR(addr, bits)
	Clear the bits specifiled by <i>bits</i> to the variable at address <i>address</i> .
SDK_	_ATOMIC_LOCAL_TOGGLE(addr, bits)
	Toggle the bits specifiled by <i>bits</i> to the variable at address <i>address</i> .
SDK_	_ATOMIC_LOCAL_CLEAR_AND_SET(addr, clearBits, setBits)
	For the variable at address <i>address</i> , clear the bits specifiled by <i>clearBits</i> and set the bits specifiled by <i>setBits</i> .
$SDK_{-}$	_ATOMIC_LOCAL_COMPARE_AND_SET(addr, expected, newValue)
	For the variable at address <i>address</i> , check whether the value equal to <i>expected</i> . If value same as <i>expected</i> then update <i>newValue</i> to address and return <b>true</b> , else return <b>false</b> .
$SDK_{-}$	_ATOMIC_LOCAL_TEST_AND_SET(addr, newValue)
	For the variable at address <i>address</i> , set as <i>newValue</i> value and return old value.
USEC	C_TO_COUNT(us, clockFreqInHz)
	Macro to convert a microsecond period to raw count value
	NT_TO_USEC(count, clockFreqInHz)
	Macro to convert a raw count value to microsecond
	C_TO_COUNT(ms, clockFreqInHz)
	Macro to convert a millisecond period to raw count value
	NT_TO_MSEC(count, clockFreqInHz)
	Macro to convert a raw count value to millisecond
SDK_	_ISR_EXIT_BARRIER
SDK_	_SIZEALIGN(var, alignbytes)
	Macro to define a variable with L1 d-cache line size alignment
	Macro to define a variable with L1 d-cache line size alignment
	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment
AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value
AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var)
AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable <i>var</i> , and place it in non-cacheable section.
AT_I AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable <i>var</i> , and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable <i>var</i> , and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . NONCACHEABLE_SECTION_INIT(var)
AT_I AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable <i>var</i> , and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable <i>var</i> , and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> .
AT_I AT_I AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable var, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . NONCACHEABLE_SECTION_INIT(var) Define a variable var with initial value, and place it in non-cacheable section.
AT_I AT_I AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable <i>var</i> , and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable <i>var</i> , and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . NONCACHEABLE_SECTION_INIT(var) Define a variable <i>var</i> with initial value, and place it in non-cacheable section.
AT_I AT_I AT_I AT_I	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable <i>var</i> , and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable <i>var</i> , and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . NONCACHEABLE_SECTION_INIT(var) Define a variable <i>var</i> with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable <i>var</i> with initial value, and place it in non-cacheable section.
AT_I AT_I AT_I AT_I enun	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable var, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes. NONCACHEABLE_SECTION_INIT(var) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes. n_status_groups Status group numbers.
AT_I AT_I AT_I AT_I enun	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable var, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes. NONCACHEABLE_SECTION_INIT(var) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes.
AT_I AT_I AT_I AT_I enum	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable var, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes. NONCACHEABLE_SECTION_INIT(var) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes. n_status_groups Status group numbers. Values: enumerator kStatusGroup_Generic
AT_I AT_I AT_I AT_I enum	Macro to define a variable with L1 d-cache line size alignment Macro to define a variable with L2 cache line size alignment Macro to change a value to a given size aligned value NONCACHEABLE_SECTION(var) Define a variable var, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN(var, alignbytes) Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . NONCACHEABLE_SECTION_INIT(var) Define a variable var with initial value, and place it in non-cacheable section. NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes) Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> . n_status_groups Status group numbers. Values:

Group number for FLASH status codes.

enumerator kStatusGroup LPSPI Group number for LPSPI status codes. enumerator kStatusGroup\_FLEXIO\_SPI Group number for FLEXIO SPI status codes. enumerator kStatusGroup\_DSPI Group number for DSPI status codes. enumerator kStatusGroup\_FLEXIO\_UART Group number for FLEXIO UART status codes. enumerator kStatusGroup FLEXIO I2C Group number for FLEXIO I2C status codes. enumerator kStatusGroup LPI2C Group number for LPI2C status codes. enumerator kStatusGroup\_UART Group number for UART status codes. enumerator kStatusGroup I2C Group number for UART status codes. enumerator kStatusGroup\_LPSCI Group number for LPSCI status codes. enumerator kStatusGroup\_LPUART Group number for LPUART status codes. enumerator kStatusGroup\_SPI Group number for SPI status code. enumerator kStatusGroup XRDC Group number for XRDC status code. enumerator kStatusGroup SEMA42 Group number for SEMA42 status code. enumerator kStatusGroup\_SDHC Group number for SDHC status code enumerator kStatusGroup SDMMC Group number for SDMMC status code enumerator kStatusGroup\_SAI Group number for SAI status code enumerator kStatusGroup\_MCG Group number for MCG status codes. enumerator kStatusGroup\_SCG Group number for SCG status codes. enumerator kStatusGroup SDSPI Group number for SDSPI status codes. enumerator kStatusGroup\_FLEXIO\_I2S Group number for FLEXIO I2S status codes enumerator kStatusGroup\_FLEXIO\_MCULCD Group number for FLEXIO LCD status codes

enumerator kStatusGroup FLASHIAP Group number for FLASHIAP status codes enumerator kStatusGroup\_FLEXCOMM\_I2C Group number for FLEXCOMM I2C status codes enumerator kStatusGroup\_I2S Group number for I2S status codes enumerator kStatusGroup IUART Group number for IUART status codes enumerator kStatusGroup CSI Group number for CSI status codes enumerator kStatusGroup\_MIPI\_DSI Group number for MIPI DSI status codes enumerator kStatusGroup\_SDRAMC Group number for SDRAMC status codes. enumerator kStatusGroup POWER Group number for POWER status codes. enumerator kStatusGroup\_ENET Group number for ENET status codes. enumerator kStatusGroup\_PHY Group number for PHY status codes. enumerator kStatusGroup\_TRGMUX Group number for TRGMUX status codes. enumerator kStatusGroup SMARTCARD Group number for SMARTCARD status codes. enumerator kStatusGroup LMEM Group number for LMEM status codes. enumerator kStatusGroup\_QSPI Group number for QSPI status codes. enumerator kStatusGroup DMA Group number for DMA status codes. enumerator kStatusGroup\_EDMA Group number for EDMA status codes. enumerator kStatusGroup\_DMAMGR Group number for DMAMGR status codes. enumerator kStatusGroup\_FLEXCAN Group number for FlexCAN status codes. enumerator kStatusGroup LTC Group number for LTC status codes. enumerator kStatusGroup\_FLEXIO\_CAMERA Group number for FLEXIO CAMERA status codes. enumerator kStatusGroup\_LPC\_SPI Group number for LPC\_SPI status codes.

enumerator kStatusGroup LPC USART Group number for LPC\_USART status codes. enumerator kStatusGroup\_DMIC Group number for DMIC status codes. enumerator kStatusGroup\_SDIF Group number for SDIF status codes. enumerator kStatusGroup SPIFI Group number for SPIFI status codes. enumerator kStatusGroup OTP Group number for OTP status codes. enumerator kStatusGroup MCAN Group number for MCAN status codes. enumerator kStatusGroup\_CAAM Group number for CAAM status codes. enumerator kStatusGroup ECSPI Group number for ECSPI status codes. enumerator kStatusGroup\_USDHC Group number for USDHC status codes. enumerator kStatusGroup\_LPC\_I2C Group number for LPC I2C status codes. enumerator kStatusGroup\_DCP Group number for DCP status codes. enumerator kStatusGroup MSCAN Group number for MSCAN status codes. enumerator kStatusGroup ESAI Group number for ESAI status codes. enumerator kStatusGroup\_FLEXSPI Group number for FLEXSPI status codes. enumerator kStatusGroup MMDC Group number for MMDC status codes. enumerator kStatusGroup\_PDM Group number for MIC status codes. enumerator kStatusGroup\_SDMA Group number for SDMA status codes. enumerator kStatusGroup\_ICS Group number for ICS status codes. enumerator kStatusGroup SPDIF Group number for SPDIF status codes. enumerator kStatusGroup\_LPC\_MINISPI Group number for LPC\_MINISPI status codes. enumerator kStatusGroup\_HASHCRYPT Group number for Hashcrypt status codes

enumerator kStatusGroup\_LPC\_SPI\_SSP Group number for LPC\_SPI\_SSP status codes. enumerator kStatusGroup\_I3C Group number for I3C status codes enumerator kStatusGroup\_LPC\_I2C\_1 Group number for LPC I2C 1 status codes. enumerator kStatusGroup NOTIFIER Group number for NOTIFIER status codes. enumerator kStatusGroup DebugConsole Group number for debug console status codes. enumerator kStatusGroup SEMC Group number for SEMC status codes.  $enumerator {\rm kStatusGroup\_ApplicationRangeStart}$ Starting number for application groups. enumerator kStatusGroup IAP Group number for IAP status codes enumerator kStatusGroup\_SFA Group number for SFA status codes enumerator kStatusGroup\_SPC Group number for SPC status codes. enumerator kStatusGroup\_PUF Group number for PUF status codes. enumerator kStatusGroup TOUCH PANEL Group number for touch panel status codes enumerator kStatusGroup VBAT Group number for VBAT status codes enumerator kStatusGroup\_XSPI Group number for XSPI status codes enumerator kStatusGroup PNGDEC Group number for PNGDEC status codes enumerator kStatusGroup\_JPEGDEC Group number for JPEGDEC status codes enumerator kStatusGroup\_HAL\_GPIO Group number for HAL GPIO status codes. enumerator kStatusGroup\_HAL\_UART Group number for HAL UART status codes. enumerator kStatusGroup HAL TIMER Group number for HAL TIMER status codes. enumerator kStatusGroup\_HAL\_SPI Group number for HAL SPI status codes. enumerator kStatusGroup\_HAL\_I2C Group number for HAL I2C status codes.

enumerator kStatusGroup HAL FLASH Group number for HAL FLASH status codes. enumerator kStatusGroup\_HAL\_PWM Group number for HAL PWM status codes. enumerator kStatusGroup\_HAL\_RNG Group number for HAL RNG status codes. enumerator kStatusGroup\_HAL\_I2S Group number for HAL I2S status codes. enumerator kStatusGroup HAL ADC SENSOR Group number for HAL ADC SENSOR status codes. enumerator kStatusGroup TIMERMANAGER Group number for TiMER MANAGER status codes. enumerator kStatusGroup\_SERIALMANAGER Group number for SERIAL MANAGER status codes. enumerator kStatusGroup LED Group number for LED status codes. enumerator kStatusGroup\_BUTTON Group number for BUTTON status codes. enumerator kStatusGroup\_EXTERN\_EEPROM Group number for EXTERN EEPROM status codes. enumerator kStatusGroup\_SHELL Group number for SHELL status codes. enumerator kStatusGroup MEM MANAGER Group number for MEM MANAGER status codes. enumerator kStatusGroup LIST Group number for List status codes. enumerator kStatusGroup\_OSA Group number for OSA status codes. enumerator kStatusGroup COMMON TASK Group number for Common task status codes. enumerator kStatusGroup\_MSG Group number for messaging status codes. enumerator kStatusGroup\_SDK\_OCOTP Group number for OCOTP status codes. enumerator kStatusGroup\_SDK\_FLEXSPINOR Group number for FLEXSPINOR status codes. enumerator kStatusGroup CODEC Group number for codec status codes. enumerator kStatusGroup\_ASRC Group number for codec status ASRC. enumerator kStatusGroup OTFAD Group number for codec status codes.

enumerator kStatusGroup SDIOSLV Group number for SDIOSLV status codes. enumerator kStatusGroup\_MECC Group number for MECC status codes. enumerator kStatusGroup\_ENET\_QOS Group number for ENET QOS status codes. enumerator kStatusGroup LOG Group number for LOG status codes. enumerator kStatusGroup I3CBUS Group number for I3CBUS status codes. enumerator kStatusGroup QSCI Group number for QSCI status codes. enumerator kStatusGroup\_ELEMU Group number for ELEMU status codes. enumerator kStatusGroup QUEUEDSPI Group number for QSPI status codes. enumerator kStatusGroup\_POWER\_MANAGER Group number for POWER MANAGER status codes. enumerator kStatusGroup\_IPED Group number for IPED status codes. enumerator kStatusGroup\_ELS\_PKC Group number for ELS PKC status codes. enumerator kStatusGroup CSS PKC Group number for CSS PKC status codes. enumerator kStatusGroup HOSTIF Group number for HOSTIF status codes. enumerator kStatusGroup\_CLIF Group number for CLIF status codes. enumerator kStatusGroup BMA Group number for BMA status codes. enumerator kStatusGroup\_NETC Group number for NETC status codes. enumerator kStatusGroup\_ELE Group number for ELE status codes. enumerator kStatusGroup\_GLIKEY Group number for GLIKEY status codes. enumerator kStatusGroup AON POWER Group number for AON\_POWER status codes. enumerator kStatusGroup\_AON\_COMMON Group number for AON\_COMMON status codes. enumerator kStatusGroup\_ENDAT3 Group number for ENDAT3 status codes.

enumerator kStatusGroup_HIPERFACE
Group number for HIPERFACE status codes.
enumerator kStatusGroup_NPX
Group number for NPX status codes.
enumerator kStatusGroup_ELA_CSEC
Group number for ELA_CSEC status codes.
enumerator kStatusGroup_FLEXIO_T_FORMAT
Group number for T-format status codes.
enumerator kStatusGroup_FLEXIO_A_FORMAT
Group number for A-format status codes.
Generic status return codes.
Values:
enumerator kStatus_Success
Generic status for Success.
enumerator kStatus_Fail
Generic status for Fail.
enumerator kStatus_ReadOnly
Generic status for read only failure.
enumerator kStatus_OutOfRange
Generic status for out of range access.
$enumerator \ kStatus\_InvalidArgument$
Generic status for invalid argument check.
enumerator kStatus_Timeout

Generic status for timeout.

enumerator kStatus\_NoTransferInProgress Generic status for no transfer in progress.

- enumerator kStatus\_Busy Generic status for module is busy.
- enumerator kStatus\_NoData

Generic status for no data is found for the operation.

# $typedef\,int 32\_t\,{\rm status\_t}$

Type used for all status and error return values.

void \*SDK\_Malloc(size\_t size, size\_t alignbytes)

Allocate memory with given alignment and aligned size.

This is provided to support the dynamically allocated memory used in cache-able region.

# Parameters

- $\operatorname{size}$  The length required to malloc.
- alignbytes The alignment size.

# **Return values**

 $\operatorname{The}-allocated$  memory.

void SDK\_Free(void \*ptr)

Free memory.

## Parameters

• ptr – The memory to be release.

void SDK\_DelayAtLeastUs(uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)

Delay at least for some time. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

## Parameters

- delayTime\_us Delay time in unit of microsecond.
- ${\rm coreClock\_Hz}$  Core clock frequency with Hz.

static inline status\_t EnableIRQ(IRQn\_Type interrupt)

Enable specific interrupt.

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

# Parameters

• interrupt – The IRQ number.

# **Return values**

- kStatus\_Success Interrupt enabled successfully
- kStatus\_Fail Failed to enable the interrupt

static inline status\_t DisableIRQ(IRQn\_Type interrupt)

Disable specific interrupt.

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

• interrupt – The IRQ number.

## **Return values**

- kStatus\_Success Interrupt disabled successfully
- kStatus\_Fail Failed to disable the interrupt

static inline status\_t EnableIRQWithPriority(IRQn\_Type interrupt, uint8\_t priNum)

Enable the IRQ, and also set the interrupt priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

- interrupt The IRQ to Enable.
- priNum Priority number set to interrupt controller register.

# **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

static inline status\_t IRQ\_SetPriority(IRQn\_Type interrupt, uint8\_t priNum)

Set the IRQ priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

- interrupt The IRQ to set.
- priNum Priority number set to interrupt controller register.

## **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

static inline status\_t IRQ\_ClearPendingIRQ(IRQn\_Type interrupt)

Clear the pending IRQ flag.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

• interrupt – The flag which IRQ to clear.

# **Return values**

- kStatus\_Success Interrupt priority set successfully
- kStatus\_Fail Failed to set the interrupt priority.

 $static\ inline\ uint32\_t\ {\rm DisableGlobalIRQ}(void)$ 

Disable the global IRQ.

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

## Returns

Current primask value.

 $static\ inline\ void\ {\rm EnableGlobalIRQ}(uint 32\_t\ primask)$ 

Enable the global IRQ.

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the EnableGlobalIRQ() and DisableGlobalIRQ() in pair.

#### Parameters

• primask – value of primask register to be restored. The primask value is supposed to be provided by the DisableGlobalIRQ().

 $void \: {\rm EnableDeepSleepIRQ}(IRQn\_Type \: interrupt)$ 

Enable specific interrupt for wake-up from deep-sleep mode.

Enable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note: This function also enables the interrupt in the NVIC (EnableIRQ() is called internaly).

#### **Parameters**

• interrupt – The IRQ number.

void DisableDeepSleepIRQ(IRQn\_Type interrupt)

Disable specific interrupt for wake-up from deep-sleep mode.

Disable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

**Note:** This function also disables the interrupt in the NVIC (DisableIRQ() is called internaly).

#### **Parameters**

• interrupt – The IRQ number.

 $static \ inline \ uint 32_t \ \_ {\rm SDK\_AtomicTestAndSet}(uint 32_t \ * addr, \ uint 32_t \ new Value)$ 

FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ

Macro to use the default weak IRQ handler in drivers.

MAKE\_STATUS(group, code)

Construct a status code value from a group and code number.

MAKE\_VERSION(major, minor, bugfix)

Construct the version number for drivers.

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

 $\mathrm{ARRAY}\_\mathrm{SIZE}(x)$ 

Computes the number of elements in an array.

#### $\mathrm{UINT64}_\mathrm{H}(X)$

Macro to get upper 32 bits of a 64-bit value

UINT64\_L(X)

Macro to get lower 32 bits of a 64-bit value

SUPPRESS\_FALL\_THROUGH\_WARNING()

For switch case code block, if case section ends without "break;" statement, there wil be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc. To suppress this warning, "SUPPRESS\_FALL\_THROUGH\_WARNING();" need to be added at the end of each case section which misses "break;" statement.

 $\mathrm{MSDK\_REG\_SECURE\_ADDR}(x)$ 

Convert the register address to the one used in secure mode.

 $MSDK\_REG\_NONSECURE\_ADDR(x)$ 

Convert the register address to the one used in non-secure mode.

MSDK\_INVALID\_IRQ\_HANDLER

Invalid IRQ handler address.

# 2.21 ADC: 12-bit SAR Analog-to-Digital Converter Driver

void ADC\_Init(ADC\_Type \*base, const adc\_config\_t \*config)

Initialize the ADC module.

#### **Parameters**

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc\_config\_t.
- void ADC\_Deinit(ADC\_Type \*base)

Deinitialize the ADC module.

## Parameters

• base – ADC peripheral base address.

void ADC\_GetDefaultConfig(adc\_config\_t \*config)

Gets an available pre-defined settings for initial configuration.

This function initializes the initial configuration structure with an available settings. The default values are:

```
\label{eq:config-clockMode} \begin{split} & config->clockMode = kADC\_ClockSynchronousMode; \\ & config->clockDividerNumber = 0U; \\ & config->resolution = kADC\_Resolution12bit; \\ & config->enableBypassCalibration = false; \\ & config->sampleTimeNumber = 0U; \\ & config->extendSampleTimeNumber = kADC\_ExtendSampleTimeNotUsed; \end{split}
```

#### Parameters

• config – Pointer to configuration structure.

bool ADC\_DoSelfCalibration(ADC\_Type \*base)

Do the hardware self-calibration.

# Deprecated:

Do not use this function. It has been superceded by ADC\_DoOffsetCalibration.

To calibrate the ADC, set the ADC clock to 500 kHz. In order to achieve the specified ADC accuracy, the A/D converter must be recalibrated, at a minimum, following every chip reset before initiating normal ADC operation.

# Parameters

• base – ADC peripheral base address.

## **Return values**

• true – Calibration succeed.

• false – Calibration failed.

bool ADC\_DoOffsetCalibration(ADC\_Type \*base, uint32\_t frequency)

Do the hardware offset-calibration.

To calibrate the ADC, set the ADC clock to no more then 30 MHz. In order to achieve the specified ADC accuracy, the A/D converter must be recalibrated, at a minimum, following every chip reset before initiating normal ADC operation.

## Parameters

- base ADC peripheral base address.
- frequency The clock frequency that ADC operates at.

## **Return values**

- true Calibration succeed.
- false Calibration failed.

static inline void ADC\_EnableConvSeqA(ADC\_Type \*base, bool enable)

Enable the conversion sequence A.

In order to avoid spuriously triggering the sequence, the trigger to conversion sequence should be ready before the sequence is ready. when the sequence is disabled, the trigger would be ignored. Also, it is suggested to disable the sequence during changing the sequence's setting.

## Parameters

- base ADC peripheral base address.
- enable Switcher to enable the feature or not.

void ADC\_SetConvSeqAConfig(ADC\_Type \*base, const adc\_conv\_seq\_config\_t \*config)

Configure the conversion sequence A.

## Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc\_conv\_seq\_config\_t.

static inline void ADC\_DoSoftwareTriggerConvSeqA(ADC\_Type \*base)

Do trigger the sequence's conversion by software.

## Parameters

• base – ADC peripheral base address.

static inline void ADC\_EnableConvSeqABurstMode(ADC\_Type \*base, bool enable)

Enable the burst conversion of sequence A.

Enable the burst mode would cause the conversion sequence to be cntinuously cycled through. Other triggers would be ignored while this mode is enabled. Repeated conversions could be halted by disabling this mode. And the sequence currently in process will be completed before conversions are terminated. Note that a new sequence could begin just before the burst mode is disabled.

#### Parameters

- base ADC peripheral base address.
- enable Switcher to enable this feature.

static inline void ADC\_SetConvSeqAHighPriority(ADC\_Type \*base)

Set the high priority for conversion sequence A.

#### **Parameters**

• base – ADC peripheral bass address.

static inline void ADC\_EnableConvSeqB(ADC\_Type \*base, bool enable)

Enable the conversion sequence B.

In order to avoid spuriously triggering the sequence, the trigger to conversion sequence should be ready before the sequence is ready. when the sequence is disabled, the trigger would be ignored. Also, it is suggested to disable the sequence during changing the sequence's setting.

#### **Parameters**

- base ADC peripheral base address.
- enable Switcher to enable the feature or not.

void ADC\_SetConvSeqBConfig(ADC\_Type \*base, const adc\_conv\_seq\_config\_t \*config)

Configure the conversion sequence B.

#### Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc\_conv\_seq\_config\_t.

static inline void ADC\_DoSoftwareTriggerConvSeqB(ADC\_Type \*base)

Do trigger the sequence's conversion by software.

#### Parameters

• base – ADC peripheral base address.

static inline void ADC\_EnableConvSeqBBurstMode(ADC\_Type \*base, bool enable)

Enable the burst conversion of sequence B.

Enable the burst mode would cause the conversion sequence to be continuously cycled through. Other triggers would be ignored while this mode is enabled. Repeated conversions could be halted by disabling this mode. And the sequence currently in process will be completed before conversions are terminated. Note that a new sequence could begin just before the burst mode is disabled.

#### **Parameters**

- base ADC peripheral base address.
- enable Switcher to enable this feature.

static inline void ADC\_SetConvSeqBHighPriority(ADC\_Type \*base)

Set the high priority for conversion sequence B.

# Parameters

• base – ADC peripheral bass address.

bool ADC\_GetConvSeqAGlobalConversionResult(ADC\_Type \*base, *adc\_result\_info\_t* \*info) Get the global ADC conversion infomation of sequence A.

## Parameters

- base ADC peripheral base address.
- info Pointer to information structure, see to adc\_result\_info\_t;

# **Return values**

- true The conversion result is ready.
- false The conversion result is not ready yet.

bool ADC\_GetConvSeqBGlobalConversionResult(ADC\_Type \*base, adc\_result\_info\_t \*info)
 Get the global ADC conversion infomation of sequence B.

## Parameters

- base ADC peripheral base address.
- info Pointer to information structure, see to adc\_result\_info\_t;

## **Return values**

- true The conversion result is ready.
- false The conversion result is not ready yet.

Get the channel's ADC conversion completed under each conversion sequence.

## Parameters

- base ADC peripheral base address.
- channel The indicated channel number.
- info Pointer to information structure, see to adc\_result\_info\_t;

# **Return values**

- true The conversion result is ready.
- false The conversion result is not ready yet.

static inline void ADC\_SetThresholdPair0(ADC\_Type \*base, uint32\_t lowValue, uint32\_t
highValue)

Set the threshhold pair 0 with low and high value.

# Parameters

- base ADC peripheral base address.
- lowValue LOW threshold value.
- highValue HIGH threshold value.

static inline void ADC\_SetThresholdPair1(ADC\_Type \*base, uint32\_t lowValue, uint32\_t highValue)

Set the threshhold pair 1 with low and high value.

## Parameters

- base ADC peripheral base address.
- lowValue LOW threshold value. The available value is with 12-bit.
- highValue HIGH threshold value. The available value is with 12-bit.

static inline void ADC\_SetChannelWithThresholdPair0(ADC\_Type \*base, uint32\_t channelMask) Set given channels to apply the threshold pare 0.

# Parameters

- base ADC peripheral base address.
- channelMask Indicated channels' mask.

static inline void ADC\_SetChannelWithThresholdPair1(ADC\_Type \*base, uint32\_t channelMask) Set given channels to apply the threshold pare 1.

# Parameters

- base ADC peripheral base address.
- channelMask Indicated channels' mask.

static inline void ADC\_EnableInterrupts(ADC\_Type \*base, uint32\_t mask)

Enable interrupts for conversion sequences.

# Parameters

- base ADC peripheral base address.
- ${\rm mask}$  Mask of interrupt mask value for global block except each channal, see to \_adc\_interrupt\_enable.

static inline void ADC\_DisableInterrupts(ADC\_Type \*base, uint32\_t mask)

Disable interrupts for conversion sequence.

## Parameters

- base ADC peripheral base address.
- mask Mask of interrupt mask value for global block except each channel, see to \_adc\_interrupt\_enable.

Enable the interrupt of threshold compare event for each channel.

## Parameters

- base ADC peripheral base address.
- channel Channel number.
- $\bullet \ {\rm mode} \ -$  Interrupt mode for threshold compare event, see to adc\_threshold\_interrupt\_mode\_t.

 $static \ inline \ uint32\_t \ {\rm ADC\_GetStatusFlags}(ADC\_Type \ *base)$ 

Get status flags of ADC module.

## Parameters

• base – ADC peripheral base address.

## Returns

Mask of status flags of module, see to \_adc\_status\_flags.

static inline void ADC\_ClearStatusFlags(ADC\_Type \*base, uint32\_t mask) Clear status flags of ADC module.

# Parameters

- base ADC peripheral base address.
- mask Mask of status flags of module, see to \_adc\_status\_flags.

FSL\_ADC\_DRIVER\_VERSION ADC driver version 2.6.0.

enum \_\_adc\_\_status\_\_flags

Flags.

Values:

enumerator kADC\_ThresholdCompareFlagOnChn0 Threshold comparison event on Channel 0.

enumerator kADC\_ThresholdCompareFlagOnChn1 Threshold comparison event on Channel 1.

enumerator kADC\_ThresholdCompareFlagOnChn2 Threshold comparison event on Channel 2.

enumerator kADC\_ThresholdCompareFlagOnChn3 Threshold comparison event on Channel 3.

enumerator kADC\_ThresholdCompareFlagOnChn4 Threshold comparison event on Channel 4.

enumerator kADC\_ThresholdCompareFlagOnChn5 Threshold comparison event on Channel 5.

enumerator kADC\_ThresholdCompareFlagOnChn6 Threshold comparison event on Channel 6.

enumerator kADC\_ThresholdCompareFlagOnChn7 Threshold comparison event on Channel 7.

enumerator kADC\_ThresholdCompareFlagOnChn8 Threshold comparison event on Channel 8.

enumerator kADC\_ThresholdCompareFlagOnChn9 Threshold comparison event on Channel 9.

enumerator kADC\_ThresholdCompareFlagOnChn10 Threshold comparison event on Channel 10.

enumerator kADC\_ThresholdCompareFlagOnChn11 Threshold comparison event on Channel 11.

enumerator kADC\_OverrunFlagForChn0

Mirror the OVERRUN status flag from the result register for ADC channel 0. enumerator kADC OverrunFlagForChn1

Mirror the OVERRUN status flag from the result register for ADC channel 1.

enumerator kADC\_OverrunFlagForChn2

Mirror the OVERRUN status flag from the result register for ADC channel 2.

enumerator kADC\_OverrunFlagForChn3

Mirror the OVERRUN status flag from the result register for ADC channel 3.
enumerator kADC_OverrunFlagForChn4
Mirror the OVERRUN status flag from the result register for ADC channel 4.
enumerator kADC_OverrunFlagForChn5
Mirror the OVERRUN status flag from the result register for ADC channel 5.
enumerator kADC_OverrunFlagForChn6
Mirror the OVERRUN status flag from the result register for ADC channel 6.
enumerator kADC_OverrunFlagForChn7
Mirror the OVERRUN status flag from the result register for ADC channel 7.
enumerator kADC_OverrunFlagForChn8
Mirror the OVERRUN status flag from the result register for ADC channel 8.
enumerator kADC_OverrunFlagForChn9
Mirror the OVERRUN status flag from the result register for ADC channel 9.
enumerator kADC_OverrunFlagForChn10
Mirror the OVERRUN status flag from the result register for ADC channel 10.
enumerator kADC_OverrunFlagForChn11
Mirror the OVERRUN status flag from the result register for ADC channel 11.
enumerator kADC_GlobalOverrunFlagForSeqA
Mirror the glabal OVERRUN status flag for conversion sequence A.
enumerator kADC_GlobalOverrunFlagForSeqB
Mirror the global OVERRUN status flag for conversion sequence B.
enumerator kADC_ConvSeqAInterruptFlag
Sequence A interrupt/DMA trigger.
enumerator kADC_ConvSeqBInterruptFlag
Sequence B interrupt/DMA trigger.
enumerator kADC_ThresholdCompareInterruptFlag
Threshold comparision interrupt flag.
enumerator kADC_OverrunInterruptFlag
Overrun interrupt flag.
enum _adc_interrupt_enable
Interrupts.

Note: Not all the interrupt options are listed here

# Values:

enumerator kADC\_ConvSeqAInterruptEnable

Enable interrupt upon completion of each individual conversion in sequence A, or entire sequence.

 $enumerator \ \mathrm{kADC\_ConvSeqBInterruptEnable}$ 

Enable interrupt upon completion of each individual conversion in sequence B, or entire sequence.

 $enumerator \ \mathrm{kADC\_OverrunInterruptEnable}$ 

Enable the detection of an overrun condition on any of the channel data registers will cause an overrun interrupt/DMA trigger.

enumadc_ Define	_clockmode selection of clock mode.
Values.	
Tł	rator kADC_ClockSynchronousMode ne ADC clock would be derived from the system clock based on "clockDividerNum er".
	rator kADC_ClockAsynchronousMode ne ADC clock would be based on the SYSCON block's divider.
enumadc_ Define	_resolution selection of resolution.
Values.	
	erator kADC_Resolution6bit bit resolution.
	rator kADC_Resolution8bit bit resolution.
	erator kADC_Resolution10bit -bit resolution.
	rator kADC_Resolution12bit -bit resolution.
	_voltagerange e range of the analog supply voltage VDDA.
Values.	
enume	rator kADC_HighVoltageRange
enume	rator kADC_LowVoltageRange
	_trigger_polarity selection of polarity of selected input trigger for conversion sequence.
Values.	
enume	rator kADC_TriggerPolarityNegativeEdge negative edge launches the conversion sequence on the trigger(s).
	rator kADC_TriggerPolarityPositiveEdge positive edge launches the conversion sequence on the trigger(s).
enumadc_ Define	_priority selection of conversion sequence's priority.
Values.	
	rator kADC_PriorityLow his sequence would be preempted when another sequence is started.
	rator kADC_PriorityHigh his sequence would preempt other sequence even when it is started.
	_seqinterruptmode selection of conversion sequence's interrupt.
Values.	

 MCUXpresso SDK Documentation, Release 25.09.00-pvw1
enumerator kADC_InterruptForEachConversion The sequence interrupt/DMA trigger will be set at the end of each individual ADC con- version inside this conversion sequence.
enumerator kADC_InterruptForEachSequence The sequence interrupt/DMA trigger will be set when the entire set of this sequence conversions completes.
n _adc_threshold_compare_status Define status of threshold compare result.
Values:
enumerator kADC_ThresholdCompareInRange LOW threshold <= conversion value <= HIGH threshold.
enumerator kADC_ThresholdCompareBelowRange conversion value < LOW threshold.
enumerator kADC_ThresholdCompareAboveRange conversion value > HIGH threshold.
n _adc_threshold_crossing_status Define status of threshold crossing detection result.
Values:
enumerator kADC_ThresholdCrossingNoDetected No threshold Crossing detected.
enumerator kADC_ThresholdCrossingDownward Downward Threshold Crossing detected.
enumerator kADC_ThresholdCrossingUpward Upward Threshold Crossing Detected.
n _adc_threshold_interrupt_mode Define interrupt mode for threshold compare event.
Values:
enumerator kADC_ThresholdInterruptDisabled Threshold comparison interrupt is disabled.
enumerator kADC_ThresholdInterruptOnOutside
Threshold comparison interrupt is enabled on outside threshold.
enumerator kADC_ThresholdInterruptOnCrossing Threshold comparison interrupt is enabled on crossing threshold.

### $enum\_{\rm adc\_inforesultshift}$

Define the info result mode of different resolution.

Values:

- enumerator kADC\_Resolution12bitInfoResultShift Info result shift of Resolution12bit.
- $enumerator \ kADC\_Resolution 10 bit InfoResultShift$ Info result shift of Resolution10bit.
- $enumerator \ kADC\_Resolution8 bitInfoResultShift$ Info result shift of Resolution8bit.

enumerator kADC Resolution6bitInfoResultShift Info result shift of Resolution6bit. enum \_adc\_tempsensor\_common\_mode Define common modes for Temerature sensor. Values: enumerator kADC\_HighNegativeOffsetAdded Temperature sensor common mode: high negative offset added. enumerator kADC IntermediateNegativeOffsetAdded Temperature sensor common mode: intermediate negative offset added. enumerator kADC NoOffsetAdded Temperature sensor common mode: no offset added. enumerator kADC LowPositiveOffsetAdded Temperature sensor common mode: low positive offset added. enum adc second control Define source impedance modes for GPADC control. Values: enumerator kADC\_Impedance621Ohm Extand ADC sampling time according to source impedance 1: 0.621 kOhm. enumerator kADC\_Impedance55kOhm Extand ADC sampling time according to source impedance 20 (default): 55 kOhm. enumerator kADC\_Impedance87kOhm Extand ADC sampling time according to source impedance 31: 87 kOhm. enumerator kADC NormalFunctionalMode TEST mode: Normal functional mode. enumerator kADC MultiplexeTestMode TEST mode: Multiplexer test mode. enumerator kADC ADCInUnityGainMode TEST mode: ADC in unity gain mode. typedef enum\_adc\_clock\_mode adc\_clock\_mode\_t Define selection of clock mode. typedef enum *adc resolution* adc resolution t Define selection of resolution. typedef enum adc voltage range adc vdda range t Definfe range of the analog supply voltage VDDA. typedef enum \_adc\_trigger\_polarity adc\_trigger\_polarity\_t Define selection of polarity of selected input trigger for conversion sequence. typedef enum \_adc\_priority adc priority t Define selection of conversion sequence's priority. typedef enum \_adc\_seq\_interrupt\_mode adc\_seq\_interrupt\_mode\_t Define selection of conversion sequence's interrupt. typedef enum \_adc\_threshold\_compare\_status adc\_threshold\_compare\_status\_t Define status of threshold compare result.

typedef enum \_*adc\_threshold\_crossing\_status* adc\_threshold\_crossing\_status\_t Define status of threshold crossing detection result.

typedef enum \_*adc\_threshold\_interrupt\_mode* adc\_threshold\_interrupt\_mode\_t Define interrupt mode for threshold compare event.

typedef enum \_*adc\_inforesultshift* adc\_inforesult\_t Define the info result mode of different resolution.

typedef enum \_*adc\_tempsensor\_common\_mode* adc\_tempsensor\_common\_mode\_t Define common modes for Temerature sensor.

typedef enum\_*adc\_second\_control* adc\_second\_control\_t Define source impedance modes for GPADC control.

typedef struct \_*adc\_config* adc\_config\_t Define structure for configuring the block.

typedef struct \_*adc\_conv\_seq\_config* adc\_conv\_seq\_config\_t Define structure for configuring conversion sequence.

typedef struct \_*adc\_result\_info* adc\_result\_info\_t Define structure of keeping conversion result information.

struct \_adc\_config

*#include <fsl\_adc.h>* Define structure for configuring the block.

# **Public Members**

adc\_clock\_mode\_t clockMode

Select the clock mode for ADC converter.

#### $uint32\_t \ {\rm clockDividerNumber}$

This field is only available when using kADC\_ClockSynchronousMode for "clockMode" field. The divider would be plused by 1 based on the value in this field. The available range is in 8 bits.

adc\_resolution\_t resolution

Select the conversion bits.

#### $bool \ {\rm enableBy pass Calibration}$

By default, a calibration cycle must be performed each time the chip is powered-up. Re-calibration may be warranted periodically - especially if operating conditions have changed. To enable this option would avoid the need to calibrate if offset error is not a concern in the application.

### $uint 32\_t \ {\rm sampleTimeNumber}$

By default, with value as "0U", the sample period would be 2.5 ADC clocks. Then, to plus the "sampleTimeNumber" value here. The available value range is in 3 bits.

 $bool \, {\rm enableLowPowerMode}$ 

If disable low-power mode, ADC remains activated even when no conversions are requested. If enable low-power mode, The ADC is automatically powered-down when no conversions are taking place.

adc\_vdda\_range\_t voltageRange

Configure the ADC for the appropriate operating range of the analog supply voltage VDDA. Failure to set the area correctly causes the ADC to return incorrect conversion results.

### $struct\_adc\_conv\_seq\_config$

*#include <fsl\_adc.h>* Define structure for configuring conversion sequence.

## **Public Members**

#### $uint32\_t {\rm \, channelMask}$

Selects which one or more of the ADC channels will be sampled and converted when this sequence is launched. The masked channels would be involved in current conversion sequence, beginning with the lowest-order. The available range is in 12-bit.

 $uint32\_t~{\rm triggerMask}$ 

Selects which one or more of the available hardware trigger sources will cause this conversion sequence to be initiated. The available range is 6-bit.

adc\_trigger\_polarity\_t triggerPolarity

Select the trigger to launch conversion sequence.

#### $bool \ {\rm enableSyncBypass}$

To enable this feature allows the hardware trigger input to bypass synchronization flip-flop stages and therefore shorten the time between the trigger input signal and the start of a conversion.

 $bool \, {\rm enableSingleStep}$ 

When enabling this feature, a trigger will launch a single conversion on the next channel in the sequence instead of the default response of launching an entire sequence of conversions.

 $adc\_seq\_interrupt\_mode\_t$  interruptMode

Select the interrpt/DMA trigger mode.

#### $struct\_adc\_result\_info$

*#include <fsl\_adc.h>* Define structure of keeping conversion result information.

# **Public Members**

 $uint32\_t \ {\rm result}$ 

Keep the conversion data value.

- adc\_threshold\_compare\_status\_t thresholdCompareStatus
  Keep the threshold compare status.
- $adc\_threshold\_crossing\_status\_t$  thresholdCorssingStatus

Keep the threshold crossing status.

 $uint32_t$  channelNumber

Keep the channel number for this conversion.

#### $bool \ {\rm overrunFlag}$

Keep the status whether the conversion is overrun or not.

# 2.22 GPIO: General Purpose I/O

void GPIO\_PortInit(GPIO\_Type \*base, uint32\_t port)

Initializes the GPIO peripheral.

This function ungates the GPIO clock.

- base GPIO peripheral base pointer.
- port GPIO port number.

Initializes a GPIO pin used by the board.

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the GPIO\_PinInit() function.

This is an example to define an input pin or output pin configuration:

```
Define a digital input pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalInput,
    0,
}
Define a digital output pin configuration,
gpio_pin_config_t config =
    {
    kGPIO_DigitalOutput,
    0,
}
```

## **Parameters**

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number
- config GPIO pin configuration pointer

static inline void GPIO\_PinWrite(GPIO\_Type \*base, uint32\_t port, uint32\_t pin, uint8\_t output) Sets the output level of the one GPIO pin to the logic 1 or 0.

# **Parameters**

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number
- output GPIO pin output logic level.
  - 0: corresponding pin output low-logic level.
  - 1: corresponding pin output high-logic level.

static inline uint32\_t GPIO\_PinRead(GPIO\_Type \*base, uint32\_t port, uint32\_t pin)

Reads the current input value of the GPIO PIN.

# Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number

#### **Return values**

 $\operatorname{GPIO}$  – port input value

- 0: corresponding pin input low-logic level.
- 1: corresponding pin input high-logic level.

FSL\_GPIO\_DRIVER\_VERSION

LPC GPIO driver version.

 $enum\_gpio\_pin\_direction$ 

LPC GPIO direction definition.

Values:

 $enumerator {\rm kGPIO\_DigitalInput}$ 

Set current pin as digital input

enumerator kGPIO\_DigitalOutput Set current pin as digital output

typedef enum \_gpio\_pin\_direction gpio\_pin\_direction\_t LPC GPIO direction definition.

typedef struct \_gpio\_pin\_config gpio\_pin\_config\_t

The GPIO pin configuration structure.

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

static inline void GPIO\_PortSet(GPIO\_Type \*base, uint32\_t port, uint32\_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

## Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

 $static \ in line \ void \ {\rm GPIO\_PortClear}(GPIO\_Type \ *base, \ uint 32\_t \ port, \ uint 32\_t \ mask)$ 

Sets the output level of the multiple GPIO pins to the logic 0.

# Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

static inline void GPIO\_PortToggle(GPIO\_Type \*base, uint32\_t port, uint32\_t mask) Reverses current output logic of the multiple GPIO pins.

# Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

# struct \_gpio\_pin\_config

*#include <fsl\_gpio.h>* The GPIO pin configuration structure.

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

# **Public Members**

gpio\_pin\_direction\_t pinDirection
 GPIO direction, input or output

# uint8\_t outputLogic

Set default output logic, no use in input

# 2.23 IOCON: I/O pin configuration

## FSL\_IOCON\_DRIVER\_VERSION

IOCON driver version.

### typedef struct \_iocon\_group iocon\_group\_t

## Array of IOCON pin definitions passed to IOCON\_SetPinMuxing() must be in this format.

\_\_\_STATIC\_INLINE void IOCON\_PinMuxSet (IOCON\_Type \*base, uint8\_t port, uint8\_t pin, uint32\_t modefunc)

## Sets I/O Control pin mux.

#### **Parameters**

- base -: The base of IOCON peripheral on the chip
- port : GPIO port to mux
- pin : GPIO pin to mux
- modefunc -: OR'ed values of type IOCON\_\*

#### Returns

# Nothing

\_\_\_STATIC\_INLINE void IOCON\_SetPinMuxing (IOCON\_Type \*base, const iocon\_group\_t \*pinArray, uint32\_t arrayLength)

Set all I/O Control pin muxing.

#### Parameters

- base -: The base of IOCON peripheral on the chip
- pinArray : Pointer to array of pin mux selections
- arrayLength : Number of entries in pinArray

#### Returns

Nothing

FSL\_COMPONENT\_ID

#### IOCON\_FUNC0

IOCON function and mode selection definitions.

**Note:** See the User Manual for specific modes and functions supported by the various pins. Selects pin function 0

## IOCON\_FUNC1

Selects pin function 1

# IOCON\_FUNC2

Selects pin function 2

# IOCON\_FUNC3

Selects pin function 3

## IOCON\_FUNC4

Selects pin function 4

#### IOCON\_FUNC5

Selects pin function 5

IOCON\_FUNC6

Selects pin function 6

IOCON\_FUNC7

Selects pin function 7

 $struct\_iocon\_group$ 

*#include <fsl\_iocon.h>* Array of IOCON pin definitions passed to IOCON\_SetPinMuxing() must be in this format.

# 2.24 MRT: Multi-Rate Timer

void MRT\_Init(MRT\_Type \*base, const mrt\_config\_t \*config)

Ungates the MRT clock and configures the peripheral for basic operation.

**Note:** This API should be called at the beginning of the application using the MRT driver.

## Parameters

- base Multi-Rate timer peripheral base address
- config Pointer to user's MRT config structure. If MRT has MULTITASK bit field in MODCFG reigster, param config is useless.

 $void \; \mathrm{MRT\_Deinit}(MRT\_Type \; *base)$ 

Gate the MRT clock.

### Parameters

• base – Multi-Rate timer peripheral base address

static inline void MRT\_GetDefaultConfig(mrt\_config\_t \*config)

Fill in the MRT config struct with the default settings.

# The default values are:

config->enableMultiTask = false;

#### Parameters

• config – Pointer to user's MRT config structure.

Sets up an MRT channel mode.

# Parameters

- base Multi-Rate timer peripheral base address
- channel Channel that is being configured.
- mode Timer mode to use for the channel.

static inline void MRT\_EnableInterrupts(MRT\_Type \*base, mrt\_chnl\_t channel, uint32\_t mask)
Enables the MRT interrupt.

- base Multi-Rate timer peripheral base address
- channel Timer channel number

• mask – The interrupts to enable. This is a logical OR of members of the enumeration mrt\_interrupt\_enable\_t

static inline void MRT\_DisableInterrupts(MRT\_Type \*base, mrt\_chnl\_t channel, uint32\_t mask)
Disables the selected MRT interrupt.

## Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number
- mask The interrupts to disable. This is a logical OR of members of the enumeration mrt\_interrupt\_enable\_t

static inline uint32\_t MRT\_GetEnabledInterrupts(MRT\_Type \*base, mrt\_chnl\_t channel)
Gets the enabled MRT interrupts.

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration mrt\_interrupt\_enable\_t

static inline uint32\_t MRT\_GetStatusFlags(MRT\_Type \*base, mrt\_chnl\_t channel)

Gets the MRT status flags.

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number

#### Returns

The status flags. This is the logical OR of members of the enumeration  $mrt\_status\_flags\_t$ 

static inline void MRT\_ClearStatusFlags(MRT\_Type \*base, *mrt\_chnl\_t* channel, uint32\_t mask) Clears the MRT status flags.

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number
- mask The status flags to clear. This is a logical OR of members of the enumeration mrt\_status\_flags\_t

Used to update the timer period in units of count.

The new value will be immediately loaded or will be loaded at the end of the current time interval. For one-shot interrupt mode the new value will be immediately loaded.

Note: User can call the utility macros provided in fsl\_common.h to convert to ticks

- base Multi-Rate timer peripheral base address
- channel Timer channel number

- count Timer period in units of ticks
- immediateLoad true: Load the new value immediately into the TIMER register; false: Load the new value at the end of current timer interval

static inline uint32\_t MRT\_GetCurrentTimerCount(MRT\_Type \*base, *mrt\_chnl\_t* channel) Reads the current timer counting value.

This function returns the real-time timer counting value, in a range from 0 to a timer period.

**Note:** User can call the utility macros provided in fsl\_common.h to convert ticks to usec or msec

## Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number

## Returns

Current timer counting value in ticks

static inline void MRT\_StartTimer(MRT\_Type \*base, mrt\_chnl\_t channel, uint32\_t count)
Starts the timer counting.

After calling this function, timers load period value, counts down to 0 and depending on the timer mode it will either load the respective start value again or stop.

Note: User can call the utility macros provided in fsl\_common.h to convert to ticks

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number.
- count Timer period in units of ticks. Count can contain the LOAD bit, which control the force load feature.

static inline void MRT\_StopTimer(MRT\_Type \*base, mrt\_chnl\_t channel)

Stops the timer counting.

This function stops the timer from counting.

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number.

 $static \ inline \ uint32\_t \ {\rm MRT\_GetIdleChannel}(MRT\_Type \ *base)$ 

#### Find the available channel.

This function returns the lowest available channel number.

#### Parameters

• base – Multi-Rate timer peripheral base address

static inline void MRT\_ReleaseChannel(MRT\_Type \*base, mrt\_chnl\_t channel)

Release the channel when the timer is using the multi-task mode.

In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use. The user can hold on to a channel acquired by calling

MRT\_GetIdleChannel() for as long as it is needed and release it by calling this function. This removes the need to ask for an available channel for every use.

#### Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number.

```
FSL_MRT_DRIVER_VERSION
```

```
enum\_{\rm mrt\_chnl}
```

List of MRT channels.

Values:

enumerator kMRT\_Channel\_0 MRT channel number 0

enumerator kMRT\_Channel\_1 MRT channel number 1

enumerator kMRT\_Channel\_2 MRT channel number 2

enumerator kMRT\_Channel\_3 MRT channel number 3

#### $enum\_mrt\_timer\_mode$

List of MRT timer modes.

Values:

enumerator kMRT\_RepeatMode Repeat Interrupt mode

enumerator kMRT\_OneShotMode One-shot Interrupt mode

enumerator kMRT\_OneShotStallMode One-shot stall mode

enum \_mrt\_interrupt\_enable List of MRT interrupts.

Values:

enumerator kMRT\_TimerInterruptEnable Timer interrupt enable

enum \_\_mrt\_status\_flags List of MRT status flags.

Values:

enumerator kMRT\_TimerInterruptFlag Timer interrupt flag

enumerator kMRT\_TimerRunFlag Indicates state of the timer

typedef enum \_*mrt\_chnl* mrt\_chnl\_t List of MRT channels.

typedef enum \_*mrt\_timer\_mode* mrt\_timer\_mode\_t List of MRT timer modes. typedef enum \_*mrt\_interrupt\_enable* mrt\_interrupt\_enable\_t List of MRT interrupts.

typedef enum \_*mrt\_status\_flags* mrt\_status\_flags\_t List of MRT status flags.

typedef struct \_mrt\_config mrt\_config\_t

MRT configuration structure.

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the MRT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

 $struct\_mrt\_config$ 

#include <fsl\_mrt.h> MRT configuration structure.

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the MRT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

# **Public Members**

 $bool \, {\rm enable MultiTask}$ 

true: Timers run in multi-task mode; false: Timers run in hardware status mode

# 2.25 PINT: Pin Interrupt and Pattern Match Driver

#### FSL\_PINT\_DRIVER\_VERSION

enumpintpinenable PINT Pin Interrupt enable type.
Values:
enumerator kPINT_PinIntEnableNone
Do not generate Pin Interrupt
$enumerator \ kPINT\_PinIntEnableRiseEdge$
Generate Pin Interrupt on rising edge
$enumerator \ kPINT\_PinIntEnableFallEdge$
Generate Pin Interrupt on falling edge
$enumerator \ kPINT\_PinIntEnableBothEdges$
Generate Pin Interrupt on both edges
enumerator kPINT_PinIntEnableLowLevel
Generate Pin Interrupt on low level
enumerator kPINT_PinIntEnableHighLevel
Generate Pin Interrupt on high level
enumpintint
PINT Pin Interrupt type.
Values:

enumerator kPINT_PinInt0 Pin Interrupt 0
enumpintpmatchinputsrc PINT Pattern Match bit slice input source type.
Values:
enumerator kPINT_PatternMatchInp0Src Input source 0
enumerator kPINT_PatternMatchInp1Src Input source 1
enumerator kPINT_PatternMatchInp2Src Input source 2
enumerator kPINT_PatternMatchInp3Src Input source 3
enumerator kPINT_PatternMatchInp4Src Input source 4
enumerator kPINT_PatternMatchInp5Src Input source 5
enumerator kPINT_PatternMatchInp6Src Input source 6
enumerator kPINT_PatternMatchInp7Src Input source 7
enumerator kPINT_SecPatternMatchInp0Src Input source 0
enumerator kPINT_SecPatternMatchInp1Src Input source 1
enumpintpmatchbslice PINT Pattern Match bit slice type.
Values:
enumerator kPINT_PatternMatchBSlice0 Bit slice 0
enumpintpmatchbslicecfg PINT Pattern Match configuration type.
Values:
enumerator kPINT_PatternMatchAlways Always Contributes to product term match
enumerator kPINT_PatternMatchStickyRise Sticky Rising edge
enumerator kPINT_PatternMatchStickyFall Sticky Falling edge
enumerator kPINT_PatternMatchStickyBothEdges Sticky Rising or Falling edge

enumerator kPINT_PatternMatchHigh High level
enumerator kPINT_PatternMatchLow Low level
enumerator kPINT_PatternMatchNever Never contributes to product term match
enumerator kPINT_PatternMatchBothEdges Either rising or falling edge
typedef enum_ <i>pint_pin_enable</i> pint_pin_enable_t PINT Pin Interrupt enable type.
typedef enum_ <i>pint_int</i> pint_pin_int_t PINT Pin Interrupt type.
typedef enum_ <i>pint_pmatch_input_src</i> pint_pmatch_input_src_t PINT Pattern Match bit slice input source type.
typedef enum_ <i>pint_pmatch_bslice</i> pint_pmatch_bslice_t PINT Pattern Match bit slice type.
typedef enum _ <i>pint_pmatch_bslice_cfg</i> pint_pmatch_bslice_cfg_t PINT Pattern Match configuration type.
typedef struct _ <i>pint_status</i> pint_status_t PINT event status.
typedef void (*pint_cb_t)( <i>pint_pin_int_t</i> pintr, <i>pint_status_t</i> *status) PINT Callback function.
typedef struct_pint_pmatch_cfg_pint_pmatch_cfg_t
void PINT_Init(PINT_Type *base) Initialize PINT peripheral.
This function initializes the PINT peripheral and enables the clock.
Parameters
• base – Base address of the PINT peripheral.
Return values None. –
<pre>void PINT_SetCallback(PINT_Type *base, pint_cb_t callback) Set PINT callback.</pre>
This function set the callback for PINT interupt handler.

#### **Parameters**

- base Base address of the PINT peripheral.
- callback Callback.

**Return values** 

None. –

void PINT\_PinInterruptConfig(PINT\_Type \*base, pint\_pin\_int\_t intr, pint\_pin\_enable\_t enable)
Configure PINT peripheral pin interrupt.

This function configures a given pin interrupt.

- base Base address of the PINT peripheral.
- intr Pin interrupt.
- enable Selects detection logic.

#### **Return values**

None. –

Get PINT peripheral pin interrupt configuration.

This function returns the configuration of a given pin interrupt.

#### Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.
- enable Pointer to store the detection logic.

## **Return values**

None. –

void PINT\_PinInterruptClrStatus(PINT\_Type \*base, pint\_pin\_int\_t pintr)

Clear Selected pin interrupt status only when the pin was triggered by edge-sensitive.

This function clears the selected pin interrupt status.

#### **Parameters**

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

#### **Return values**

None. –

static inline uint32\_t PINT\_PinInterruptGetStatus(PINT\_Type \*base, pint\_pin\_int\_t pintr)
Get Selected pin interrupt status.

This function returns the selected pin interrupt status.

#### Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

#### **Return values**

status – = 0 No pin interrupt request. = 1 Selected Pin interrupt request active.

void PINT\_PinInterruptClrStatusAll(PINT\_Type \*base)

Clear all pin interrupts status only when pins were triggered by edge-sensitive.

This function clears the status of all pin interrupts.

#### Parameters

• base – Base address of the PINT peripheral.

**Return values** 

None. –

 $static \ inline \ uint 32\_t \ {\rm PINT\_PinInterruptGetStatusAll}(PINT\_Type \ *base)$ 

Get all pin interrupts status.

This function returns the status of all pin interrupts.

• base – Base address of the PINT peripheral.

### **Return values**

status – Each bit position indicates the status of corresponding pin interrupt.
= 0 No pin interrupt request. = 1 Pin interrupt request active.

static inline void PINT\_PinInterruptClrFallFlag(PINT\_Type \*base, *pint\_pin\_int\_t* pintr)

Clear Selected pin interrupt fall flag.

This function clears the selected pin interrupt fall flag.

## Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

## **Return values**

None. –

static inline uint32\_t PINT\_PinInterruptGetFallFlag(PINT\_Type \*base, pint\_pin\_int\_t pintr)
Get selected pin interrupt fall flag.

This function returns the selected pin interrupt fall flag.

## Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

# **Return values**

flag - = 0 Falling edge has not been detected. = 1 Falling edge has been detected.

 $static \ in line \ void \ {\rm PINT\_PinInterruptClrFallFlagAll}(PINT\_Type \ *base)$ 

Clear all pin interrupt fall flags.

This function clears the fall flag for all pin interrupts.

# Parameters

• base – Base address of the PINT peripheral.

# **Return values**

None. –

 $static \ in line \ uint 32\_t \ {\rm PINT\_PinInterruptGetFallFlagAll}(PINT\_Type \ *base)$ 

Get all pin interrupt fall flags.

This function returns the fall flag of all pin interrupts.

# Parameters

• base – Base address of the PINT peripheral.

#### **Return values**

 $\rm flags$  – Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected.

static inline void PINT\_PinInterruptClrRiseFlag(PINT\_Type \*base, pint\_pin\_int\_t pintr)
Clear Selected pin interrupt rise flag.

This function clears the selected pin interrupt rise flag.

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

#### **Return values**

None. –

static inline uint32\_t PINT\_PinInterruptGetRiseFlag(PINT\_Type \*base, pint\_pin\_int\_t pintr)
Get selected pin interrupt rise flag.

This function returns the selected pin interrupt rise flag.

#### Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

#### **Return values**

flag – = 0 Rising edge has not been detected. = 1 Rising edge has been detected.

static inline void PINT\_PinInterruptClrRiseFlagAll(PINT\_Type \*base)

Clear all pin interrupt rise flags.

This function clears the rise flag for all pin interrupts.

#### Parameters

• base – Base address of the PINT peripheral.

**Return values** 

None. –

 $static \ inline \ uint 32\_t \ {\rm PINT\_PinInterruptGetRiseFlagAll}(PINT\_Type \ *base)$ 

Get all pin interrupt rise flags.

This function returns the rise flag of all pin interrupts.

### Parameters

• base – Base address of the PINT peripheral.

#### **Return values**

 ${
m flags}$  – Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected.

Configure PINT pattern match.

This function configures a given pattern match bit slice.

#### **Parameters**

- base Base address of the PINT peripheral.
- bslice Pattern match bit slice number.
- ${\rm cfg}$  Pointer to bit slice configuration.

#### **Return values**

None. –

Get PINT pattern match configuration.

This function returns the configuration of a given pattern match bit slice.

- base Base address of the PINT peripheral.
- ${\rm bslice}$  Pattern match bit slice number.

• cfg – Pointer to bit slice configuration.

## **Return values**

None. -

 $static\ inline\ uint 32\_t\ {\rm PINT\_Pattern} MatchGet Status (PINT\_Type\ *base,\ pint\_pmatch\_bslice\_t$ 

bslice)

Get pattern match bit slice status.

This function returns the status of selected bit slice.

## Parameters

- base Base address of the PINT peripheral.
- bslice Pattern match bit slice number.

## **Return values**

status – = 0 Match has not been detected. = 1 Match has been detected.

static inline uint32\_t PINT\_PatternMatchGetStatusAll(PINT\_Type \*base)

Get status of all pattern match bit slices.

This function returns the status of all bit slices.

#### Parameters

• base – Base address of the PINT peripheral.

#### **Return values**

status – Each bit position indicates the match status of corresponding bit slice.= 0 Match has not been detected.= 1 Match has been detected.

uint32\_t PINT\_PatternMatchResetDetectLogic(PINT\_Type \*base)

Reset pattern match detection logic.

This function resets the pattern match detection logic if any of the product term is matching.

## Parameters

• base – Base address of the PINT peripheral.

#### **Return values**

 $\rm pmstatus$  – Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected.

 $static \ in line \ void \ {\rm PINT\_PatternMatchEnable}(PINT\_Type \ *base)$ 

Enable pattern match function.

This function enables the pattern match function.

# Parameters

• base – Base address of the PINT peripheral.

#### **Return values**

None. –

 $static \ inline \ void \ {\rm PINT\_PatternMatchDisable}(PINT\_Type \ *base)$ 

Disable pattern match function.

This function disables the pattern match function.

# **Parameters**

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ in line \ void \ {\rm PINT\_Pattern} MatchEnableRXEV(PINT\_Type \ *base)$ 

Enable RXEV output.

This function enables the pattern match RXEV output.

## Parameters

• base – Base address of the PINT peripheral.

## **Return values**

None. –

static inline void PINT\_PatternMatchDisableRXEV(PINT\_Type \*base)

Disable RXEV output.

This function disables the pattern match RXEV output.

## Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

void PINT\_EnableCallback(PINT\_Type \*base)

## Enable callback.

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

#### Parameters

• base – Base address of the PINT peripheral.

## **Return values**

None. –

 $void \ {\rm PINT\_DisableCallback}(PINT\_Type \ *base)$ 

# Disable callback.

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

#### Parameters

-  ${\rm base}$  – Base address of the peripheral.

#### **Return values**

None. –

void PINT\_Deinit(PINT\_Type \*base)

Deinitialize PINT peripheral.

This function disables the PINT clock.

# Parameters

• base – Base address of the PINT peripheral.

# **Return values**

None. –

void PINT\_EnableCallbackByIndex(PINT\_Type \*base, pint\_pin\_int\_t pintIdx)
 enable callback by pin index.

This function enables callback by pin index instead of enabling all pins.

# Parameters

• base – Base address of the peripheral.

• pintIdx – pin index.

## **Return values**

None. -

This function disables callback by pin index instead of disabling all pins.

## Parameters

- base Base address of the peripheral.
- pintIdx pin index.

# **Return values**

None. –

PINT\_USE\_LEGACY\_CALLBACK

PININT\_BITSLICE\_SRC\_START

PININT\_BITSLICE\_SRC\_MASK

PININT\_BITSLICE\_CFG\_START

 $PININT\_BITSLICE\_CFG\_MASK$ 

PININT\_BITSLICE\_ENDP\_MASK

PINT\_PIN\_INT\_LEVEL

PINT\_PIN\_INT\_EDGE

PINT\_PIN\_INT\_FALL\_OR\_HIGH\_LEVEL

PINT\_PIN\_INT\_RISE

PINT\_PIN\_RISE\_EDGE

PINT\_PIN\_FALL\_EDGE

PINT\_PIN\_BOTH\_EDGE

PINT\_PIN\_LOW\_LEVEL

PINT\_PIN\_HIGH\_LEVEL

struct \_\_pint\_status
 #include <fsl\_pint.h> PINT event status.

struct \_\_pint\_\_pmatch\_\_cfg
#include <fsl\_pint.h>

# 2.26 Power Driver

```
enum pd_bits

Values:

enumerator kPDRUNCFG_PD_FRO_EN

enumerator kPDRUNCFG_PD_FLASH
```

enumerator kPDRUNCFG PD TEMPS enumerator kPDRUNCFG\_PD\_BOD\_RESET enumerator kPDRUNCFG\_PD\_BOD\_INTR enumerator kPDRUNCFG PD ADC0 enumerator kPDRUNCFG PD VDDFLASH enumerator kPDRUNCFG LP VDDFLASH enumerator kPDRUNCFG PD RAM0 enumerator kPDRUNCFG\_PD\_RAM1 enumerator kPDRUNCFG\_PD\_RAM2 enumerator kPDRUNCFG\_PD\_RAMX enumerator kPDRUNCFG\_PD\_ROM enumerator kPDRUNCFG\_PD\_VDDHV\_ENA enumerator kPDRUNCFG\_PD\_VD7\_ENA enumerator kPDRUNCFG PD WDT OSC enumerator kPDRUNCFG PD USB0 PHY enumerator kPDRUNCFG\_PD\_SYS\_PLL0 enumerator kPDRUNCFG PD VREFP SW enumerator kPDRUNCFG PD FLASH BG enumerator kPDRUNCFG\_PD\_ALT\_FLASH\_IBG enumerator kPDRUNCFG\_SEL\_ALT\_FLASH\_IBG enumerator kPDRUNCFG\_ForceUnsigned enum \_\_power\_\_mode\_\_config Values: enumerator kPmu\_Sleep enumerator kPmu\_Deep\_Sleep enumerator kPmu\_Deep\_PowerDown enum power bod status The enumeration of BOD status flags. Values: enumerator kBod ResetStatusFlag BOD reset has occurred. enumerator kBod InterruptStatusFlag BOD interrupt has occurred enum \_power\_bod\_reset\_level The enumeration of BOD reset level. Values:

enumerator kBod ResetLevel0 Reset Level0: 1.5V. enumerator kBod ResetLevel1 Reset Level0: 1.85V. enumerator kBod\_ResetLevel2 Reset Level0: 2.0V. enumerator kBod ResetLevel3 Reset Level0: 2.3V. enum power bod interrupt level The enumeration of BOD interrupt level. Values: enumerator kBod InterruptLevel0 Interrupt level: 2.05V. enumerator kBod InterruptLevel1 Interrupt level: 2.45V. enumerator kBod\_InterruptLevel2 Interrupt level: 2.75V. enumerator kBod InterruptLevel3 Interrupt level: 3.05V. typedef enum *pd\_bits* pd\_bit\_t typedef enum \_power\_mode\_config power\_mode\_cfg\_t typedef enum power bod status power bod status t The enumeration of BOD status flags. typedef enum \_power\_bod\_reset\_level power bod reset level t The enumeration of BOD reset level. typedef enum \_power\_bod\_interrupt\_level power bod interrupt level t The enumeration of BOD interrupt level. typedef struct \_power\_bod\_config power bod config t The configuration of power bod, including reset level, interrupt level, and so on. FSL POWER DRIVER VERSION power driver version 2.1.0. MAKE\_PD\_BITS(reg, slot) PDRCFG0 PDRCFG1 static inline void POWER\_EnablePD(pd\_bit\_t en)

API to enable PDRUNCFG bit in the Syscon. Note that enabling the bit powers down the peripheral.

# Parameters

-  $\operatorname{en}$  – peripheral for which to enable the PDRUNCFG bit

Returns none static inline void POWER\_DisablePD(pd\_bit\_t en)

API to disable PDRUNCFG bit in the Syscon. Note that disabling the bit powers up the peripheral.

### Parameters

• en - peripheral for which to disable the PDRUNCFG bit

Returns

none

static inline void POWER\_EnableDeepSleep(void)

API to enable deep sleep bit in the ARM Core.

# Returns

none

 $static \ in line \ void \ {\rm POWER\_DisableDeepSleep}(void)$ 

API to disable deep sleep bit in the ARM Core.

# Returns

none

 $static\ inline\ void\ {\rm POWER\_PowerDownFlash}(void)$ 

API to power down flash controller.

# Returns

none

static inline void  $POWER\_PowerUpFlash(void)$ 

API to power up flash controller.

# Returns

none

void POWER\_EnterPowerMode(*power\_mode\_cfg\_t* mode, uint64\_t exclude\_from\_pd) Power Library API to enter different power mode.

#### Parameters

• mode –

-  $\mathbf{exclude\_from\_pd}$  – Bit mask of the PDRUNCFG bits that needs to be powered on during deep sleep

#### Returns

none

 $void \ \mathrm{POWER\_EnterSleep}(void)$ 

Power Library API to enter sleep mode.

# Returns

none

 $void \ {\rm POWER\_EnterDeepSleep}(uint64\_t \ exclude\_from\_pd)$ 

Power Library API to enter deep sleep mode.

#### Parameters

-  $\mathbf{exclude\_from\_pd}$  – Bit mask of the PDRUNCFG bits that needs to be powered on during deep sleep

#### Returns

none

void POWER\_EnterDeepPowerDown(uint64\_t exclude\_from\_pd)

Power Library API to enter deep power down mode.

#### **Parameters**

• exclude\_from\_pd – Bit mask of the PDRUNCFG bits that needs to be powered on during deep power down mode, but this is has no effect as the voltages are cut off.

#### Returns

none

 $void \ {\rm POWER\_SetVoltageForFreq}(uint 32\_t \ freq)$ 

Power Library API to choose normal regulation and set the voltage for the desired operating frequency.

#### **Parameters**

-  ${\rm freq}$  – - The desired frequency at which the part would like to operate, note that the voltage and flash wait states should be set before changing frequency

#### Returns

none

void POWER\_SetLowPowerVoltageForFreq(uint32\_t freq)

Power Library API to choose low power regulation and set the voltage for the desired operating frequency.

#### Parameters

-  ${\rm freq}$  – - The desired frequency at which the part would like to operate, note only 12MHz and 48Mhz are supported

# Returns

none

 $uint32\_t \ {\rm POWER\_GetLibVersion}(void)$ 

Power Library API to return the library version.

#### Returns

version number of the power library

void POWER\_InitBod(const power\_bod\_config\_t \*bodConfig)

Initialize BOD, including enabling/disabling BOD interrupt, enabling/disabling BOD reset, setting BOD interrupt level, and reset level.

### Parameters

• bodConfig – Pointer the the structure power\_bod\_config\_t.

 $void \ {\rm POWER\_GetDefaultBodConfig}(\textit{power\_bod\_config\_t} * bodConfig)$ 

#### Get default BOD configuration.

bodConfig->enableReset = true; $bodConfig->resetLevel = kBod_ResetLevel0;$ bodConfig->enableInterrupt = false; $bodConfig->interruptLevel = kBod_InterruptLevel0;$ 

#### Parameters

• bodConfig – Pointer the the structure power\_bod\_config\_t.

 $static\ inline\ void\ {\rm POWER\_DeinitBod}(void)$ 

De-initialize BOD.

 $static \ inline \ uint 32\_t \ {\rm POWER\_GetBodStatusFlags}(void)$ 

Get Bod status flags.

#### Returns

Flags of Bod status.

static inline void POWER\_ClearBodStatusFlags(uint32\_t mask)

Clear Bod status flags.

#### Parameters

• mask – The mask of status flags to clear, should be the OR'ed value of power\_bod\_status\_t.

bool enableReset

Enable/disable BOD reset function.

power\_bod\_reset\_level\_t resetLevel

BOD reset level, please refer to power\_bod\_reset\_level\_t.

 $bool \ {\rm enableInterrupt}$ 

Enable/disable BOD interrupt function.

power\_bod\_interrupt\_level\_t interruptLevel

BOD interrupt level, please refer to power\_bod\_interrupt\_level\_t.

#### $struct\_power\_bod\_config$

*#include <fsl\_power.h>* The configuration of power bod, including reset level, interrupt level, and so on.

# 2.27 Reset Driver

```
enum _SYSCON_RSTn
```

Enumeration for peripheral reset control bits.

Defines the enumeration for peripheral reset control bits in PRESETC-TRL/ASYNCPRESETCTRL registers

Values:

enumerator kRSTn\_IpInvalid

enumerator kFLASH\_RST\_SHIFT\_RSTn Flash controller reset control

enumerator kFMC\_RST\_SHIFT\_RSTn Flash accelerator reset control

enumerator kMUX\_RST\_SHIFT\_RSTn

Input mux reset control

enumerator  $kIOCON\_RST\_SHIFT\_RSTn$ 

IOCON reset control

enumerator kGPIO0\_RST\_SHIFT\_RSTn

GPIO0 reset control

enumerator  $kGPIO1\_RST\_SHIFT\_RSTn$ 

GPIO1 reset control

enumerator kPINT\_RST\_SHIFT\_RSTn Pin interrupt (PINT) reset control enumerator kGINT\_RST\_SHIFT\_RSTn Grouped interrupt (PINT) reset control. enumerator kDMA\_RST\_SHIFT\_RSTn DMA reset control enumerator kCRC\_RST\_SHIFT\_RSTn CRC reset control enumerator kWWDT RST SHIFT RSTn Watchdog timer reset control enumerator kADC0 RST SHIFT RSTn ADC0 reset control enumerator kMRT\_RST\_SHIFT\_RSTn Multi-rate timer (MRT) reset control enumerator kSCT0\_RST\_SHIFT\_RSTn SCTimer/PWM 0 (SCT0) reset control enumerator kUTICK\_RST\_SHIFT\_RSTn Micro-tick timer reset control enumerator kFC0\_RST\_SHIFT\_RSTn Flexcomm Interface 0 reset control enumerator kFC1\_RST\_SHIFT\_RSTn Flexcomm Interface 1 reset control enumerator kFC2 RST SHIFT RSTn Flexcomm Interface 2 reset control enumerator kFC3 RST SHIFT RSTn Flexcomm Interface 3 reset control enumerator kFC4\_RST\_SHIFT\_RSTn Flexcomm Interface 4 reset control enumerator kFC5 RST SHIFT RSTn Flexcomm Interface 5 reset control enumerator kFC6\_RST\_SHIFT\_RSTn Flexcomm Interface 6 reset control enumerator kFC7\_RST\_SHIFT\_RSTn Flexcomm Interface 7 reset control enumerator kUSB\_RST\_SHIFT\_RSTn USB reset control enumerator kCTIMER0\_RST\_SHIFT\_RSTn CTimer0 reset control enumerator kCTIMER1\_RST\_SHIFT\_RSTn CTimer1 reset control enumerator kCTIMER3\_RST\_SHIFT\_RSTn **CTimer3** reset control

typedef enum \_SYSCON\_RSTn SYSCON\_RSTn\_t

Enumeration for peripheral reset control bits.

Defines the enumeration for peripheral reset control bits in PRESETC-TRL/ASYNCPRESETCTRL registers

typedef SYSCON\_RSTn\_t reset\_ip\_name\_t

void RESET\_SetPeripheralReset(reset\_ip\_name\_t peripheral)

Assert reset to peripheral.

Asserts reset signal to specified peripheral module.

#### Parameters

• peripheral – Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.

void RESET\_ClearPeripheralReset(reset\_ip\_name\_t peripheral)

Clear reset to peripheral.

Clears reset signal to specified peripheral module, allows it to operate.

#### Parameters

• peripheral – Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.

void RESET\_PeripheralReset(reset\_ip\_name\_t peripheral)

Reset peripheral module.

Reset peripheral module.

#### **Parameters**

• peripheral – Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register.

static inline void RESET\_ReleasePeripheralReset(reset\_ip\_name\_t peripheral)

Release peripheral module.

Release peripheral module.

#### Parameters

• peripheral – Peripheral to release. The enum argument contains encoding of reset register and reset bit position in the reset register.

#### FSL\_RESET\_DRIVER\_VERSION

reset driver version 2.4.0

#### ADC\_RSTS

Array initializers with peripheral reset bits

 $\mathrm{CRC}\_\mathrm{RSTS}$ 

DMA\_RSTS\_N

FLEXCOMM\_RSTS

 $GINT\_RSTS$ 

GPIO\_RSTS\_N

INPUTMUX\_RSTS

IOCON\_RSTS

FLASH\_RSTS MRT\_RSTS PINT\_RSTS SCT\_RSTS CTIMER\_RSTS USB\_RSTS UTICK\_RSTS WWDT\_RSTS

# 2.28 RTC: Real Time Clock

void RTC\_Init(RTC\_Type \*base)

Un-gate the RTC clock and enable the RTC oscillator.

**Note:** This API should be called at the beginning of the application using the RTC driver.

#### **Parameters**

• base – RTC peripheral base address

static inline void RTC\_Deinit(RTC\_Type \*base)

Stop the timer and gate the RTC clock.

#### Parameters

• base – RTC peripheral base address

status\_t RTC\_SetDatetime(RTC\_Type \*base, const rtc\_datetime\_t \*datetime)

Set the RTC date and time according to the given time structure.

The RTC counter must be stopped prior to calling this function as writes to the RTC seconds register will fail if the RTC counter is running.

#### Parameters

- base RTC peripheral base address
- $\operatorname{datetime}$  Pointer to structure where the date and time details to set are stored

#### Returns

kStatus\_Success: Success in setting the time and starting the RTC kStatus\_InvalidArgument: Error because the datetime format is incorrect

void RTC\_GetDatetime(RTC\_Type \*base, rtc\_datetime\_t \*datetime)

Get the RTC time and stores it in the given time structure.

- base RTC peripheral base address
- datetime Pointer to structure where the date and time details are stored.

status\_t RTC\_SetAlarm(RTC\_Type \*base, const rtc\_datetime\_t \*alarmTime)

Set the RTC alarm time.

The function checks whether the specified alarm time is greater than the present time. If not, the function does not set the alarm and returns an error.

### Parameters

- base RTC peripheral base address
- $\bullet \ \mathrm{alarm\,Time}$  Pointer to structure where the alarm time is stored.

#### Returns

kStatus\_Success: success in setting the RTC alarm kStatus\_InvalidArgument: Error because the alarm datetime format is incorrect kStatus\_Fail: Error because the alarm time has already passed

void RTC\_GetAlarm(RTC\_Type \*base, rtc\_datetime\_t \*datetime)

Return the RTC alarm time.

#### Parameters

- base RTC peripheral base address
- $\operatorname{datetime}$  Pointer to structure where the alarm date and time details are stored.

static inline void RTC\_EnableWakeupTimer(RTC\_Type \*base, bool enable)

Enable the RTC wake-up timer (1KHZ).

After calling this function, the RTC driver will use/un-use the RTC wake-up (1KHZ) at the same time.

## Parameters

- base RTC peripheral base address
- enable Use/Un-use the RTC wake-up timer.
  - true: Use RTC wake-up timer at the same time.
  - false: Un-use RTC wake-up timer, RTC only use the normal seconds timer by default.

static inline uint32\_t RTC\_GetEnabledWakeupTimer(RTC\_Type \*base)

Get the enabled status of the RTC wake-up timer (1KHZ).

#### Parameters

• base – RTC peripheral base address

#### Returns

The enabled status of RTC wake-up timer (1KHZ).

static inline void RTC\_EnableWakeUpTimerInterruptFromDPD(**RTC\_Type \*base, bool enable**) Enable the wake-up timer interrupt from deep power down mode.

- base RTC peripheral base address
- enable Enable/Disable wake-up timer interrupt from deep power down mode.
  - true: Enable wake-up timer interrupt from deep power down mode.
  - false: Disable wake-up timer interrupt from deep power down mode.

static inline void RTC\_EnableAlarmTimerInterruptFromDPD(**RTC\_Type \*base, bool enable**) Enable the alarm timer interrupt from deep power down mode.

## Parameters

- base RTC peripheral base address
- enable Enable/Disable alarm timer interrupt from deep power down mode.
  - true: Enable alarm timer interrupt from deep power down mode.
  - false: Disable alarm timer interrupt from deep power down mode.

static inline void RTC\_EnableInterrupts(RTC\_Type \*base, uint32\_t mask)

Enables the selected RTC interrupts.

## Deprecated:

Do not use this function. It has been superceded by RTC\_EnableAlarmTimerInterruptFromDPD and RTC\_EnableWakeUpTimerInterruptFromDPD

#### Parameters

- base RTC peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration rtc\_interrupt\_enable\_t

static inline void RTC\_DisableInterrupts(RTC\_Type \*base, uint32\_t mask)

Disables the selected RTC interrupts.

#### Deprecated:

Do not use this function. It has been superceded by RTC\_EnableAlarmTimerInterruptFromDPD and RTC\_EnableWakeUpTimerInterruptFromDPD

#### **Parameters**

- base RTC peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration rtc\_interrupt\_enable\_t

 $static \ inline \ uint32\_t \ {\rm RTC\_GetEnabledInterrupts}(RTC\_Type \ *base)$ 

Get the enabled RTC interrupts.

#### Deprecated:

Do not use this function. It will be deleted in next release version.

#### Parameters

• base – RTC peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration rtc\_interrupt\_enable\_t

 $static \ inline \ uint 32\_t \ \mathrm{RTC\_GetStatusFlags}(RTC\_Type \ *base)$ 

Get the RTC status flags.

#### Parameters

• base – RTC peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration rtc\_status\_flags\_t

static inline void RTC\_ClearStatusFlags(RTC\_Type \*base, uint32\_t mask)

Clear the RTC status flags.

#### Parameters

- base RTC peripheral base address
- mask The status flags to clear. This is a logical OR of members of the enumeration rtc\_status\_flags\_t

static inline void RTC\_EnableTimer(RTC\_Type \*base, bool enable)

Enable the RTC timer counter.

After calling this function, the RTC inner counter increments once a second when only using the RTC seconds timer (1hz), while the RTC inner wake-up timer countdown once a millisecond when using RTC wake-up timer (1KHZ) at the same time. RTC timer contain two timers, one is the RTC normal seconds timer, the other one is the RTC wake-up timer, the RTC enable bit is the master switch for the whole RTC timer, so user can use the RTC seconds (1HZ) timer independly, but they can't use the RTC wake-up timer (1KHZ) independently.

#### **Parameters**

- base RTC peripheral base address
- enable Enable/Disable RTC Timer counter.
  - true: Enable RTC Timer counter.
  - false: Disable RTC Timer counter.

#### static inline void RTC\_StartTimer(RTC\_Type \*base)

Starts the RTC time counter.

#### Deprecated:

Do not use this function. It has been superceded by RTC\_EnableTimer

After calling this function, the timer counter increments once a second provided SR[TOF] or SR[TIF] are not set.

#### Parameters

base – RTC peripheral base address

static inline void RTC\_StopTimer(RTC\_Type \*base)
Stops the RTC time counter.

#### Deprecated:

Do not use this function. It has been superceded by RTC\_EnableTimer

RTC's seconds register can be written to only when the timer is stopped.

#### Parameters

• base – RTC peripheral base address

# FSL\_RTC\_DRIVER\_VERSION

Version 2.2.0

 $enum\_rtc\_interrupt\_enable$ List of RTC interrupts. Values: enumerator kRTC AlarmInterruptEnable Alarm interrupt. enumerator kRTC\_WakeupInterruptEnable Wake-up interrupt. enum rtc status flags List of RTC flags. Values: enumerator kRTC\_AlarmFlag Alarm flag enumerator kRTC WakeupFlag 1kHz wake-up timer flag typedef enum \_*rtc\_interrupt\_enable* rtc\_interrupt\_enable\_t List of RTC interrupts. typedef enum\_rtc\_status\_flags rtc\_status\_flags\_t List of RTC flags. typedef struct \_*rtc\_datetime* rtc\_datetime\_t Structure is used to hold the date and time. static inline void RTC\_SetSecondsTimerMatch(RTC\_Type \*base, uint32\_t matchValue) Set the RTC seconds timer (1HZ) MATCH value.

#### Parameters

- base RTC peripheral base address
- ${\rm matchValue}$  The value to be set into the RTC MATCH register

static inline uint32\_t RTC\_GetSecondsTimerMatch(RTC\_Type \*base) Read actual RTC seconds timer (1HZ) MATCH value.

#### Parameters

• base – RTC peripheral base address

#### Returns

The actual RTC seconds timer (1HZ) MATCH value.

static inline void RTC\_SetSecondsTimerCount(RTC\_Type \*base, uint32\_t countValue) Set the RTC seconds timer (1HZ) COUNT value.

#### **Parameters**

- + base RTC peripheral base address
- $\operatorname{countValue}$  The value to be loaded into the RTC COUNT register

 $static \ inline \ uint32\_t \ {\rm RTC\_GetSecondsTimerCount}({\rm RTC\_Type}\ * base)$ 

Read the actual RTC seconds timer (1HZ) COUNT value.

#### Parameters

• base – RTC peripheral base address

#### Returns

The actual RTC seconds timer (1HZ) COUNT value.

static inline void RTC\_SetWakeupCount(RTC\_Type \*base, uint16\_t wakeupValue)

Enable the RTC wake-up timer (1KHZ) and set countdown value to the RTC WAKE register.

#### **Parameters**

- base RTC peripheral base address
- wakeupValue The value to be loaded into the WAKE register in RTC wakeup timer (1KHZ).

static inline uint16\_t RTC\_GetWakeupCount(RTC\_Type \*base)

Read the actual value from the WAKE register value in RTC wake-up timer (1KHZ)

Read the WAKE register twice and compare the result, if the value match, the time can be used.

#### Parameters

• base – RTC peripheral base address

#### Returns

The actual value of the WAKE register value in RTC wake-up timer (1KHZ).

static inline void RTC\_Reset(RTC\_Type \*base)

Perform a software reset on the RTC module.

This resets all RTC registers to their reset value. The bit is cleared by software explicitly clearing it.

### Parameters

• base – RTC peripheral base address

#### $struct\_rtc\_datetime$

*#include <fsl\_rtc.h>* Structure is used to hold the date and time.

#### **Public Members**

uint16\_t year

Range from 1970 to 2099.

 $uint8\_t \; {\rm month}$ 

Range from 1 to 12.

 $uint8\_t \; \mathrm{day}$ 

Range from 1 to 31 (depending on month).

 $uint8\_t \; {\rm hour}$ 

Range from 0 to 23.

 $uint8\_t \ {\rm minute}$ 

Range from 0 to 59.

uint8\_t second

Range from 0 to 59.

# 2.29 SCTimer: SCTimer/PWM (SCT)

status\_t SCTIMER\_Init(SCT\_Type \*base, const sctimer\_config\_t \*config)

Ungates the SCTimer clock and configures the peripheral for basic operation.

**Note:** This API should be called at the beginning of the application using the SCTimer driver.

#### Parameters

- base SCTimer peripheral base address
- config Pointer to the user configuration structure.

#### Returns

kStatus\_Success indicates success; Else indicates failure.

void SCTIMER\_Deinit(SCT\_Type \*base)

Gates the SCTimer clock.

#### Parameters

• base – SCTimer peripheral base address

void SCTIMER\_GetDefaultConfig(sctimer\_config\_t \*config)

Fills in the SCTimer configuration structure with the default settings.

The default values are:

```
config->enableCounterUnify = true;
config->clockMode = kSCTIMER_System_ClockMode;
config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0;
config->enableBidirection_l = false;
config->enableBidirection_h = false;
config->prescale_l = 0U;
config->prescale_h = 0U;
config->outInitState = 0U;
config->inputsync = 0xFU;
```

#### Parameters

• config – Pointer to the user configuration structure.

Configures the PWM signal parameters.

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function SCTIMER\_GetCurrentStateNumber(). The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

**Note:** When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's pwmFreq\_Hz.
#### Parameters

- base SCTimer peripheral base address
- pwmParams PWM parameters to configure the output
- mode PWM operation mode, options available in enumeration sctimer\_pwm\_mode\_t
- $pwmFreq_Hz PWM$  signal frequency in Hz
- ${\rm srcClock\_Hz}$  SCTimer counter clock in Hz
- event Pointer to a variable where the PWM period event number is stored

#### Returns

kStatus\_Success on success kStatus\_Fail If we have hit the limit in terms of number of events created or if an incorrect PWM dutycylce is passed in.

void SCTIMER\_UpdatePwmDutycycle(SCT\_Type \*base, *sctimer\_out\_t* output, uint8\_t dutyCyclePercent, uint32\_t event)

Updates the duty cycle of an active PWM signal.

Before calling this function, the counter is set to operate as one 32-bit counter (unify bit is set to 1).

#### Parameters

- base SCTimer peripheral base address
- output The output to configure
- ${\rm dutyCyclePercent}$  New PWM pulse width; the value should be between 1 to 100
- event Event number associated with this PWM signal. This was returned to the user by the function SCTIMER\_SetupPwm().

static inline void SCTIMER\_EnableInterrupts(SCT\_Type \*base, uint32\_t mask)

Enables the selected SCTimer interrupts.

#### Parameters

- base SCTimer peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration sctimer\_interrupt\_enable\_t

static inline void SCTIMER\_DisableInterrupts(SCT\_Type \*base, uint32\_t mask)

Disables the selected SCTimer interrupts.

# Parameters

- base SCTimer peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration sctimer\_interrupt\_enable\_t

static inline uint32\_t SCTIMER\_GetEnabledInterrupts(SCT\_Type \*base) Gets the enabled SCTimer interrupts.

#### **Parameters**

• base – SCTimer peripheral base address

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration sctimer\_interrupt\_enable\_t

static inline uint32\_t SCTIMER\_GetStatusFlags(SCT\_Type \*base)

Gets the SCTimer status flags.

#### Parameters

• base – SCTimer peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration sc-timer\_status\_flags\_t

static inline void SCTIMER\_ClearStatusFlags(SCT\_Type \*base, uint32\_t mask)

Clears the SCTimer status flags.

# Parameters

- base SCTimer peripheral base address
- mask The status flags to clear. This is a logical OR of members of the enumeration sctimer\_status\_flags\_t

 $static \ inline \ void \ {\rm SCTIMER\_StartTimer}(SCT\_Type \ *base, \ uint 32\_t \ counterto \\ Start)$ 

Starts the SCTimer counter.

**Note:** In 16-bit mode, we can enable both Counter\_L and Counter\_H, In 32-bit mode, we only can select Counter\_U.

#### Parameters

- base SCTimer peripheral base address
- countertoStart The SCTimer counters to enable. This is a logical OR of members of the enumeration sctimer\_counter\_t.

static inline void SCTIMER\_StopTimer(SCT\_Type \*base, uint32\_t countertoStop)

Halts the SCTimer counter.

#### Parameters

- base SCTimer peripheral base address
- countertoStop The SCTimer counters to stop. This is a logical OR of members of the enumeration sctimer\_counter\_t.

Create an event that is triggered on a match or IO and schedule in current state.

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

- base SCTimer peripheral base address
- howToMonitor Event type; options are available in the enumeration sctimer\_interrupt\_enable\_t
- matchValue The match value that will be programmed to a match register

- whichIO The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- event Pointer to a variable where the new event number is stored

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

void SCTIMER\_ScheduleEvent(SCT\_Type \*base, uint32\_t event)

Enable an event in the current state.

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function SCTIMER\_SetupPwm() or function SCTIMER\_CreateAndScheduleEvent().

# Parameters

- base SCTimer peripheral base address
- event Event number to enable in the current state

status\_t SCTIMER\_IncreaseState(SCT\_Type \*base)

Increase the state by 1.

All future events created by calling the function SCTIMER\_ScheduleEvent() will be enabled in this new state.

#### **Parameters**

• base – SCTimer peripheral base address

#### Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of states used

uint32\_t SCTIMER\_GetCurrentState(SCT\_Type \*base)

Provides the current state.

User can use this to set the next state by calling the function SC-TIMER\_SetupNextStateAction().

#### Parameters

• base – SCTimer peripheral base address

#### Returns

The current state

Set the counter current state.

The function is to set the state variable bit field of STATE register. Writing to the STATE\_L, STATE\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- state The counter current state number (only support range from 0~31).

 $static \ inline \ uint16\_t \ {\rm SCTIMER\_GetCounterState} (SCT\_Type \ *base, \ sctimer\_counter\_t \ whichCounter)$ 

Get the counter current state value.

The function is to get the state variable bit field of STATE register.

#### Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.

#### Returns

The the counter current state value.

Setup capture of the counter value on trigger of a selected event.

#### Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- captureRegister Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered.
- event Event number that will trigger the capture

#### Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of match/capture registers available

void SCTIMER\_SetCallback(SCT\_Type \*base, sctimer\_event\_callback\_t callback, uint32\_t event)
Receive noticification when the event trigger an interrupt.

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

#### Parameters

- base SCTimer peripheral base address
- event Event number that will trigger the interrupt
- callback Function to invoke when the event is triggered

 $\begin{array}{l} \mbox{static inline void SCTIMER\_SetupStateLdMethodAction} (SCT\_Type \mbox{*base, uint32\_t event, bool} \\ \mbox{fgLoad}) \end{array}$ 

Change the load method of transition to the specified state.

Change the load method of transition, it will be triggered by the event number that is passed in by the user.

- base SCTimer peripheral base address
- event Event number that will change the method to trigger the state transition
- ${\rm fgLoad}$  The method to load highest-numbered event occurring for that state to the STATE register.

- true: Load the STATEV value to STATE when the event occurs to be the next state.
- false: Add the STATEV value to STATE when the event occurs to be the next state.

static inline void SCTIMER\_SetupNextStateActionwithLdMethod(SCT\_Type \*base, uint32\_t nextState, uint32\_t event, bool fgLoad)

Transition to the specified state with Load method.

This transition will be triggered by the event number that is passed in by the user, the method decide how to load the highest-numbered event occurring for that state to the STATE register.

#### **Parameters**

- base SCTimer peripheral base address
- nextState The next state SCTimer will transition to
- event Event number that will trigger the state transition
- ${\rm fgLoad}$  The method to load the highest-numbered event occurring for that state to the STATE register.
  - true: Load the STATEV value to STATE when the event occurs to be the next state.
  - false: Add the STATEV value to STATE when the event occurs to be the next state.

static inline void SCTIMER\_SetupNextStateAction(SCT\_Type \*base, uint32\_t nextState, uint32\_t event)

Transition to the specified state.

#### Deprecated:

Do not use this function. It has been superceded by SC-TIMER\_SetupNextStateActionwithLdMethod

This transition will be triggered by the event number that is passed in by the user.

#### Parameters

- base SCTimer peripheral base address
- $\operatorname{nextState}$  The next state SCTimer will transition to
- event Event number that will trigger the state transition

static inline void SCTIMER\_SetupEventActiveDirection(SCT\_Type \*base,

sctimer\_event\_active\_direction\_t
activeDirection, uint32 t event)

Setup event active direction when the counters are operating in BIDIR mode.

- base SCTimer peripheral base address
- activeDirection Event generation active direction, see sctimer\_event\_active\_direction\_t.
- event Event number that need setup the active direction.

Set the Output.

This output will be set when the event number that is passed in by the user is triggered.

# **Parameters**

- base SCTimer peripheral base address
- whichIO The output to set
- event Event number that will trigger the output change

static inline void SCTIMER\_SetupOutputClearAction(SCT\_Type \*base, uint32\_t whichIO,

uint32\_t event)

Clear the Output.

This output will be cleared when the event number that is passed in by the user is triggered.

# Parameters

- base SCTimer peripheral base address
- whichIO The output to clear
- event Event number that will trigger the output change

void SCTIMER\_SetupOutputToggleAction(SCT\_Type \*base, uint32\_t whichIO, uint32\_t event) Toggle the output level.

This change in the output level is triggered by the event number that is passed in by the user.

# Parameters

- base SCTimer peripheral base address
- whichIO The output to toggle
- event Event number that will trigger the output change

static inline void SCTIMER\_SetupCounterLimitAction(SCT\_Type \*base, sctimer\_counter\_t
whichCounter, uint32 t event)

Limit the running counter.

The counter is limited when the event number that is passed in by the user is triggered.

# Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- event Event number that will trigger the counter to be limited

Stop the running counter.

The counter is stopped when the event number that is passed in by the user is triggered.

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- event Event number that will trigger the counter to be stopped

Re-start the stopped counter.

The counter will re-start when the event number that is passed in by the user is triggered.

#### **Parameters**

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- event Event number that will trigger the counter to re-start

static inline void SCTIMER\_SetupCounterHaltAction(SCT\_Type \*base, *sctimer\_counter\_t* whichCounter, uint32\_t event)

Halt the running counter.

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the SCTIMER\_StartTimer() function.

#### Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- event Event number that will trigger the counter to be halted

static inline void SCTIMER\_SetupDmaTriggerAction(SCT\_Type \*base, uint32\_t dmaNumber, uint32\_t event)

Generate a DMA request.

DMA request will be triggered by the event number that is passed in by the user.

#### Parameters

- base SCTimer peripheral base address
- dmaNumber The DMA request to generate
- event Event number that will trigger the DMA request

static inline void SCTIMER\_SetCOUNTValue(SCT\_Type \*base, *sctimer\_counter\_t* whichCounter, uint32\_t value)

Set the value of counter.

The function is to set the value of Count register, Writing to the COUNT\_L, COUNT\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

#### Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- value the counter value update to the COUNT register.

static inline uint32\_t SCTIMER\_GetCOUNTValue(SCT\_Type \*base, *sctimer\_counter\_t* whichCounter)

#### Get the value of counter.

The function is to read the value of Count register, software can read the counter registers at any time..

#### Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.

# Returns

The value of counter selected.

static inline void SCTIMER\_SetEventInState(SCT\_Type \*base, uint32\_t event, uint32\_t state) Set the state mask bit field of EV\_STATE register.

#### **Parameters**

- base SCTimer peripheral base address
- event The EV\_STATE register be set.
- state The state value in which the event is enabled to occur.
- static inline void SCTIMER\_ClearEventInState(SCT\_Type \*base, uint32\_t event, uint32\_t state) Clear the state mask bit field of EV\_STATE register.

# Parameters

- base SCTimer peripheral base address
- event The EV\_STATE register be clear.
- state The state value in which the event is disabled to occur.

static inline bool SCTIMER\_GetEventInState(SCT\_Type \*base, uint32\_t event, uint32\_t state) Get the state mask bit field of EV\_STATE register.

Note: This function is to check whether the event is enabled in a specific state.

#### Parameters

- base SCTimer peripheral base address
- event The EV\_STATE register be read.
- state The state value.

#### Returns

The the state mask bit field of EV\_STATE register.

- true: The event is enable in state.
- false: The event is disable in state.

static inline uint32\_t SCTIMER\_GetCaptureValue(SCT\_Type \*base, sctimer\_counter\_t

whichCounter, uint8\_t capChannel)

Get the value of capture register.

This function returns the captured value upon occurrence of the events selected by the corresponding Capture Control registers occurred.

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter\_L and Counter\_H, In 32-bit mode, we can select Counter\_U.
- capChannel SCTimer capture register of capture channel.

```
Returns
            The SCTimer counter value at which this register was last captured.
void SCTIMER_EventHandleIRQ(SCT_Type *base)
    SCTimer interrupt handler.
        Parameters
             • base – SCTimer peripheral base address.
FSL_SCTIMER_DRIVER_VERSION
    Version
enum sctimer pwm mode
    SCTimer PWM operation modes.
    Values:
    enumerator \ kSCTIMER\_EdgeAlignedPwm
        Edge-aligned PWM
    enumerator kSCTIMER CenterAlignedPwm
        Center-aligned PWM
enum __sctimer__counter
    SCTimer counters type.
    Values:
    enumerator kSCTIMER_Counter_L
        16-bit Low counter.
    enumerator kSCTIMER_Counter_H
        16-bit High counter.
    enumerator kSCTIMER Counter U
        32-bit Unified counter.
enum sctimer input
    List of SCTimer input pins.
    Values:
    enumerator kSCTIMER_Input_0
        SCTIMER input 0
    enumerator kSCTIMER_Input_1
        SCTIMER input 1
    enumerator kSCTIMER_Input_2
        SCTIMER input 2
    enumerator kSCTIMER_Input_3
        SCTIMER input 3
    enumerator kSCTIMER_Input_4
        SCTIMER input 4
    enumerator kSCTIMER_Input_5
        SCTIMER input 5
    enumerator kSCTIMER_Input_6
        SCTIMER input 6
```

enumerator kSCTIMER\_Input\_7 **SCTIMER** input 7 enum \_\_sctimer\_\_out List of SCTimer output pins. Values: enumerator kSCTIMER Out 0 SCTIMER output 0 enumerator kSCTIMER Out 1 **SCTIMER** output 1 enumerator kSCTIMER Out 2 SCTIMER output 2 enumerator kSCTIMER Out 3 SCTIMER output 3 enumerator kSCTIMER Out 4 SCTIMER output 4 enumerator kSCTIMER\_Out\_5 **SCTIMER** output 5 enumerator kSCTIMER Out 6 **SCTIMER** output 6 enumerator kSCTIMER Out 7 SCTIMER output 7 enumerator kSCTIMER Out 8 SCTIMER output 8 enumerator kSCTIMER Out 9 **SCTIMER** output 9 enum sctimer pwm level select SCTimer PWM output pulse mode: high-true, low-true or no output. Values: enumerator kSCTIMER LowTrue Low true pulses enumerator kSCTIMER HighTrue High true pulses enum sctimer clock mode SCTimer clock mode options. Values: enumerator kSCTIMER\_System\_ClockMode System Clock Mode  $enumerator \ kSCTIMER\_Sampled\_ClockMode$ Sampled System Clock Mode enumerator kSCTIMER\_Input\_ClockMode SCT Input Clock Mode

enumerator kSCTIMER Asynchronous ClockMode Asynchronous Mode  $enum\_sctimer\_clock\_select$ SCTimer clock select options. Values: enumerator kSCTIMER Clock On Rise Input 0 Rising edges on input 0 enumerator kSCTIMER\_Clock\_On\_Fall\_Input\_0 Falling edges on input 0 enumerator kSCTIMER Clock On Rise Input 1 Rising edges on input 1 enumerator kSCTIMER Clock On Fall Input 1 Falling edges on input 1 enumerator kSCTIMER Clock On Rise Input 2 Rising edges on input 2 enumerator kSCTIMER\_Clock\_On\_Fall\_Input\_2 Falling edges on input 2 enumerator kSCTIMER Clock On Rise Input 3 Rising edges on input 3 enumerator kSCTIMER Clock On Fall Input 3 Falling edges on input 3 enumerator kSCTIMER Clock On Rise Input 4 Rising edges on input 4 enumerator kSCTIMER Clock On Fall Input 4 Falling edges on input 4 enumerator kSCTIMER Clock On Rise Input 5 Rising edges on input 5 enumerator kSCTIMER Clock On Fall Input 5 Falling edges on input 5 enumerator kSCTIMER\_Clock\_On\_Rise\_Input\_6 Rising edges on input 6 enumerator kSCTIMER Clock On Fall Input 6 Falling edges on input 6 enumerator kSCTIMER Clock On Rise Input 7 Rising edges on input 7 enumerator kSCTIMER\_Clock\_On\_Fall\_Input\_7 Falling edges on input 7  $enum\_sctimer\_conflict\_resolution$ SCTimer output conflict resolution options.

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Values:

enumerator kSCTIMER ResolveNone No change enumerator kSCTIMER\_ResolveSet Set output enumerator kSCTIMER ResolveClear Clear output enumerator kSCTIMER ResolveToggle **Toggle output** enum \_sctimer\_event\_active\_direction List of SCTimer event generation active direction when the counters are operating in BIDIR mode. Values: enumerator kSCTIMER ActiveIndependent This event is triggered regardless of the count direction. enumerator kSCTIMER ActiveInCountUp This event is triggered only during up-counting when BIDIR = 1. enumerator kSCTIMER ActiveInCountDown This event is triggered only during down-counting when BIDIR = 1. enum sctimer event List of SCTimer event types. Values: enumerator kSCTIMER InputLowOrMatchEvent enumerator kSCTIMER\_InputRiseOrMatchEvent enumerator kSCTIMER\_InputFallOrMatchEvent enumerator kSCTIMER\_InputHighOrMatchEvent enumerator kSCTIMER MatchEventOnly enumerator kSCTIMER\_InputLowEvent enumerator kSCTIMER\_InputRiseEvent enumerator kSCTIMER InputFallEvent enumerator kSCTIMER InputHighEvent enumerator kSCTIMER InputLowAndMatchEvent enumerator kSCTIMER InputRiseAndMatchEvent enumerator kSCTIMER\_InputFallAndMatchEvent enumerator kSCTIMER\_InputHighAndMatchEvent enumerator kSCTIMER\_OutputLowOrMatchEvent enumerator kSCTIMER\_OutputRiseOrMatchEvent  $enumerator \ kSCTIMER\_OutputFallOrMatchEvent$ enumerator kSCTIMER OutputHighOrMatchEvent

enumerator kSCTIMER_OutputLowEvent
enumerator kSCTIMER_OutputRiseEvent
enumerator kSCTIMER_OutputFallEvent
enumerator kSCTIMER_OutputHighEvent
$enumerator\ kSCTIMER\_OutputLowAndMatchEvent$
$enumerator \ {\rm kSCTIMER\_OutputRiseAndMatchEvent}$
$enumerator \ {\rm kSCTIMER\_OutputFallAndMatchEvent}$
$enumerator\ kSCTIMER\_OutputHighAndMatchEvent$
enumsctimerinterruptenable List of SCTimer interrupts.
Values:
enumerator kSCTIMER_Event0InterruptEnable
Event 0 interrupt
enumerator kSCTIMER_Event1InterruptEnable Event 1 interrupt
-
enumerator kSCTIMER_Event2InterruptEnable Event 2 interrupt
enumerator kSCTIMER Event3InterruptEnable
Event 3 interrupt
enumerator kSCTIMER_Event4InterruptEnable
Event 4 interrupt
enumerator kSCTIMER_Event5InterruptEnable
Event 5 interrupt
enumerator kSCTIMER_Event6InterruptEnable
Event 6 interrupt
enumerator kSCTIMER_Event7InterruptEnable
Event 7 interrupt
enumerator kSCTIMER_Event8InterruptEnable Event 8 interrupt
enumerator kSCTIMER Event9InterruptEnable
Event 9 interrupt
enumerator kSCTIMER_Event10InterruptEnable
Event 10 interrupt
$enumerator \ kSCTIMER\_Event11InterruptEnable$
Event 11 interrupt
enumerator kSCTIMER_Event12InterruptEnable Event 12 interrupt
-
enumsctimerstatusflags List of SCTimer flags.
Values:

enumerator kSCTIMER\_Event0Flag **Event 0 Flag** enumerator kSCTIMER\_Event1Flag Event 1 Flag enumerator kSCTIMER\_Event2Flag Event 2 Flag enumerator kSCTIMER\_Event3Flag **Event 3 Flag** enumerator kSCTIMER Event4Flag **Event 4 Flag** enumerator kSCTIMER\_Event5Flag Event 5 Flag enumerator kSCTIMER\_Event6Flag Event 6 Flag enumerator kSCTIMER Event7Flag Event 7 Flag enumerator kSCTIMER\_Event8Flag **Event 8 Flag** enumerator kSCTIMER\_Event9Flag **Event 9 Flag** enumerator kSCTIMER\_Event10Flag Event 10 Flag enumerator kSCTIMER Event11Flag **Event 11 Flag** enumerator kSCTIMER Event12Flag Event 12 Flag enumerator kSCTIMER\_BusErrorLFlag Bus error due to write when L counter was not halted enumerator kSCTIMER\_BusErrorHFlag Bus error due to write when H counter was not halted typedef enum\_sctimer\_pwm\_mode sctimer\_pwm\_mode\_t SCTimer PWM operation modes. typedef enum \_sctimer\_counter sctimer\_counter\_t SCTimer counters type. typedef enum \_sctimer\_input sctimer\_input\_t List of SCTimer input pins. typedef enum \_sctimer\_out sctimer out t List of SCTimer output pins. typedef enum \_sctimer\_pwm\_level\_select sctimer\_pwm\_level\_select\_t SCTimer PWM output pulse mode: high-true, low-true or no output. typedef struct\_sctimer\_pwm\_signal\_param sctimer\_pwm\_signal\_param\_t Options to configure a SCTimer PWM signal.

typedef enum\_*sctimer\_clock\_mode* sctimer\_clock\_mode\_t SCTimer clock mode options.

typedef enum\_*sctimer\_clock\_select* sctimer\_clock\_select\_t SCTimer clock select options.

 $typedef enum\_sctimer\_conflict\_resolution \ {\rm sctimer\_conflict\_resolution\_t}$ 

SCTimer output conflict resolution options.

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

typedef enum \_sctimer\_event\_active\_direction sctimer\_event\_active\_direction\_t List of SCTimer event generation active direction when the counters are operating in BIDIR mode.

typedef enum\_sctimer\_event sctimer\_event\_t

List of SCTimer event types.

- typedef void (\*sctimer\_event\_callback\_t)(void)
   SCTimer callback typedef.
- typedef enum\_sctimer\_interrupt\_enable sctimer\_interrupt\_enable\_t List of SCTimer interrupts.
- typedef enum \_*sctimer\_status\_flags* sctimer\_status\_flags\_t List of SCTimer flags.
- typedef struct\_sctimer\_config sctimer\_config\_t

SCTimer configuration structure.

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the SCTMR\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

 $\mathrm{SCT\_EV\_STATE\_STATEMSKn}(x)$ 

 $struct\_sctimer\_pwm\_signal\_param$ 

#include <fsl\_sctimer.h> Options to configure a SCTimer PWM signal.

# **Public Members**

 $sctimer\_out\_t \text{ output}$ 

The output pin to use to generate the PWM signal

*sctimer\_pwm\_level\_select\_t* level PWM output active level select.

uint8\_t dutyCyclePercent

PWM pulse width, value should be between 0 to 100 0 = always inactive signal (0% duty cycle) 100 = always active signal (100% duty cycle).

# $struct\_sctimer\_config$

#include <fsl\_sctimer.h> SCTimer configuration structure.

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the SCTMR\_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

# **Public Members**

bool enableCounterUnify

true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters. User can use the 16-bit low counter and the 16-bit high counters at the same time; for Hardware limit, user can not use unified 32-bit counter and any 16-bit low/high counter at the same time.

 $\textit{sctimer\_clock\_mode\_t} \ \mathrm{clockMode}$ 

SCT clock mode value

 $sctimer\_clock\_select\_t \ {\rm clockSelect}$ 

SCT clock select value

 $bool \ {\rm enableBidirection\_l}$ 

true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter

 $bool {\rm enableBidirection\_h}$ 

true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter. This field is used only if the enableCounterUnify is set to false

 $uint8\_t \ {\rm prescale\_l}$ 

Prescale value to produce the L or unified counter clock

 $uint8\_t \; \mathrm{prescale\_h}$ 

Prescale value to produce the H counter clock. This field is used only if the enable-CounterUnify is set to false

 $uint8\_t \; {\rm outInitState}$ 

Defines the initial output value

#### $uint8\_t \; {\rm input sync}$

SCT INSYNC value, INSYNC field in the CONFIG register, from bit9 to bit 16. it is used to define synchronization for input N: bit 9 = input 0 bit 10 = input 1 bit 11 = input 2 bit 12 = input 3 All other bits are reserved (bit13 ~bit 16). How User to set the the value for the member inputsync. IE: delay for input0, and input 1, bypasses for input 2 and input 3 MACRO definition in user level. #define INPUTSYNC0 (0U) #define INPUTSYNC1 (1U) #define INPUTSYNC2 (2U) #define INPUTSYNC3 (3U) User Code. sctimerInfo.inputsync = (1 « INPUTSYNC2) | (1 « INPUTSYNC3);

# 2.30 SPI: Serial Peripheral Interface Driver

# 2.31 SPI DMA Driver

Initialize the SPI master DMA handle.

This function initializes the SPI master DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

#### Parameters

• base – SPI peripheral base address.

- handle SPI handle pointer.
- callback User callback function called at the end of a transfer.
- userData User data for callback.
- ${\rm txHandle}$  DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
- rxHandle DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

Perform a non-blocking SPI transfer using DMA.

**Note:** This interface returned immediately after transfer initiates, users should call SPI\_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

#### Parameters

- base SPI peripheral base address.
- handle SPI DMA handle pointer.
- xfer Pointer to dma transfer structure.

#### **Return values**

- kStatus\_Success Successfully start a transfer.
- kStatus\_InvalidArgument Input argument is invalid.
- kStatus\_SPI\_Busy SPI is not idle, is running another transfer.

status\_t SPI\_MasterHalfDuplexTransferDMA(SPI\_Type \*base, spi\_dma\_handle\_t \*handle,

spi\_half\_duplex\_transfer\_t \*xfer)

Transfers a block of data using a DMA method.

This function using polling way to do the first half transimission and using DMA way to do the srcond half transimission, the transfer mechanism is half-duplex. When do the second half transmission, code will return right away. When all data is transferred, the callback function is called.

#### Parameters

- base SPI base pointer
- handle A pointer to the spi\_master\_dma\_handle\_t structure which stores the transfer state.
- xfer A pointer to the spi\_half\_duplex\_transfer\_t structure.

#### Returns

status of status\_t.

static inline *status\_t* SPI\_SlaveTransferCreateHandleDMA(SPI\_Type \*base, *spi\_dma\_handle\_t* \*handle, *spi\_dma\_callback\_t* callback, void \*userData, *dma\_handle\_t* \*txHandle, *dma\_handle\_t* \*rxHandle)

Initialize the SPI slave DMA handle.

This function initializes the SPI slave DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

- base SPI peripheral base address.
- handle SPI handle pointer.
- callback User callback function called at the end of a transfer.
- $\bullet \ {\rm userData}$  User data for callback.
- ${\rm txHandle}$  DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
- rxHandle DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

Perform a non-blocking SPI transfer using DMA.

**Note:** This interface returned immediately after transfer initiates, users should call SPI\_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

#### Parameters

- base SPI peripheral base address.
- handle SPI DMA handle pointer.
- xfer Pointer to dma transfer structure.

#### **Return values**

- kStatus\_Success Successfully start a transfer.
- kStatus\_InvalidArgument Input argument is invalid.
- kStatus\_SPI\_Busy SPI is not idle, is running another transfer.

void SPI\_MasterTransferAbortDMA(SPI\_Type \*base, spi\_dma\_handle\_t \*handle)
 Abort a SPI transfer using DMA.

#### Parameters

- base SPI peripheral base address.
- handle SPI DMA handle pointer.

status\_t SPI\_MasterTransferGetCountDMA(SPI\_Type \*base, spi\_dma\_handle\_t \*handle, size\_t \*count)

# Gets the master DMA transfer remaining bytes.

This function gets the master DMA transfer remaining bytes.

#### Parameters

- base SPI peripheral base address.
- handle A pointer to the spi\_dma\_handle\_t structure which stores the transfer state.
- count A number of bytes transferred by the non-blocking transaction.

#### Returns

status of status\_t.

static inline void SPI\_SlaveTransferAbortDMA(SPI\_Type \*base, *spi\_dma\_handle\_t* \*handle) Abort a SPI transfer using DMA.

- base SPI peripheral base address.
- handle SPI DMA handle pointer.

Gets the slave DMA transfer remaining bytes.

This function gets the slave DMA transfer remaining bytes.

# Parameters

- base SPI peripheral base address.
- $\bullet \ {\rm handle} A \ pointer \ to \ the \ spi_dma_handle_t \ structure \ which \ stores \ the \ transfer \ state.$
- count A number of bytes transferred by the non-blocking transaction.

# Returns

status of status\_t.

FSL\_SPI\_DMA\_DRIVER\_VERSION

SPI DMA driver version 2.1.1.

 $typedef \ struct \_spi\_dma\_handle \ spi\_dma\_handle\_t$ 

typedef void (\*spi\_dma\_callback\_t)(SPI\_Type \*base, *spi\_dma\_handle\_t* \*handle, *status\_t* status, void \*userData)

SPI DMA callback called at the end of transfer.

# $struct\_spi\_dma\_handle$

*#include <fsl\_spi\_dma.h>* SPI DMA transfer handle, users should not touch the content of the handle.

# **Public Members**

volatile bool txInProgress Send transfer finished

volatile bool rxInProgress Receive transfer finished

uint8\_t bytesPerFrame

Bytes in a frame for SPI transfer

uint8\_t lastwordBytes

The Bytes of lastword for master

*dma\_handle\_t* \*txHandle DMA handler for SPI send

*dma\_handle\_t* \*rxHandle DMA handler for SPI receive

- *spi\_dma\_callback\_t* callback Callback for SPI DMA transfer
- void \*userData

User Data for SPI DMA callback

uint32\_t state Internal state of SPI DMA transfer size\_t transferSize Bytes need to be transfer uint32\_t instance Index of SPI instance const uint8\_t \*txNextData The pointer of next time tx data const uint8\_t \*txEndData The pointer of end of data uint8\_t \*rxNextData The pointer of next time rx data uint8\_t \*rxEndData The pointer of end of rx data uint32\_t dataBytesEveryTime Bytes in a time for DMA transfer, default is DMA\_MAX\_TRANSFER\_COUNT

# 2.32 SPI Driver

```
FSL_SPI_DRIVER_VERSION
     SPI driver version.
enum _spi_xfer_option
     SPI transfer option.
     Values:
     enumerator kSPI_FrameDelay
         A delay may be inserted, defined in the DLY register.
     enumerator kSPI FrameAssert
         SSEL will be deasserted at the end of a transfer
enum spi shift direction
     SPI data shifter direction options.
     Values:
     enumerator kSPI MsbFirst
         Data transfers start with most significant bit.
     enumerator kSPI LsbFirst
         Data transfers start with least significant bit.
enum spi clock polarity
     SPI clock polarity configuration.
     Values:
     enumerator kSPI_ClockPolarityActiveHigh
         Active-high SPI clock (idles low).
     enumerator kSPI_ClockPolarityActiveLow
         Active-low SPI clock (idles high).
```

```
enum _spi_clock_phase
     SPI clock phase configuration.
     Values:
     enumerator kSPI ClockPhaseFirstEdge
         First edge on SCK occurs at the middle of the first cycle of a data transfer.
     enumerator kSPI ClockPhaseSecondEdge
         First edge on SCK occurs at the start of the first cycle of a data transfer.
enum __spi_txfifo_watermark
     txFIFO watermark values
     Values:
     enumerator kSPI_TxFifo0
         SPI tx watermark is empty
     enumerator kSPI_TxFifo1
         SPI tx watermark at 1 item
     enumerator kSPI TxFifo2
         SPI tx watermark at 2 items
     enumerator kSPI_TxFifo3
         SPI tx watermark at 3 items
     enumerator kSPI_TxFifo4
         SPI tx watermark at 4 items
     enumerator kSPI_TxFifo5
         SPI tx watermark at 5 items
     enumerator kSPI TxFifo6
         SPI tx watermark at 6 items
     enumerator kSPI TxFifo7
         SPI tx watermark at 7 items
enum spi rxfifo watermark
     rxFIFO watermark values
     Values:
     enumerator kSPI_RxFifo1
         SPI rx watermark at 1 item
     enumerator kSPI RxFifo2
         SPI rx watermark at 2 items
     enumerator kSPI RxFifo3
         SPI rx watermark at 3 items
     enumerator kSPI RxFifo4
         SPI rx watermark at 4 items
     enumerator kSPI RxFifo5
         SPI rx watermark at 5 items
     enumerator kSPI RxFifo6
         SPI rx watermark at 6 items
```

enumerator kSPI\_RxFifo7 SPI rx watermark at 7 items enumerator kSPI\_RxFifo8 SPI rx watermark at 8 items enum \_spi\_data\_width Transfer data width. Values: enumerator kSPI\_Data4Bits 4 bits data width enumerator kSPI\_Data5Bits 5 bits data width enumerator kSPI Data6Bits 6 bits data width enumerator kSPI Data7Bits 7 bits data width enumerator kSPI Data8Bits 8 bits data width enumerator kSPI Data9Bits 9 bits data width enumerator kSPI Data10Bits 10 bits data width enumerator kSPI Data11Bits 11 bits data width enumerator kSPI Data12Bits 12 bits data width enumerator kSPI\_Data13Bits 13 bits data width enumerator kSPI Data14Bits 14 bits data width enumerator kSPI Data15Bits 15 bits data width enumerator kSPI Data16Bits 16 bits data width enum \_spi\_ssel Slave select. Values: enumerator kSPI Ssel0 Slave select 0 enumerator kSPI Ssel1 Slave select 1 enumerator kSPI Ssel2 Slave select 2

```
enumerator kSPI Ssel3
         Slave select 3
enum _spi_spol
     ssel polarity
     Values:
     enumerator kSPI Spol0ActiveHigh
     enumerator kSPI_Spol1ActiveHigh
     enumerator kSPI_Spol3ActiveHigh
     enumerator kSPI_SpolActiveAllHigh
     enumerator kSPI_SpolActiveAllLow
     SPI transfer status.
     Values:
     enumerator kStatus_SPI_Busy
         SPI bus is busy
     enumerator kStatus_SPI_Idle
         SPI is idle
     enumerator kStatus_SPI_Error
         SPI error
     enumerator kStatus_SPI_BaudrateNotSupport
         Baudrate is not support in current clock source
     enumerator kStatus SPI Timeout
         SPI timeout polling status flags.
enum\_spi\_interrupt\_enable
     SPI interrupt sources.
     Values:
     enumerator kSPI_RxLvlIrq
         Rx level interrupt
     enumerator kSPI TxLvlIrq
         Tx level interrupt
enum spi statusflags
     SPI status flags.
     Values:
     enumerator kSPI_TxEmptyFlag
         txFifo is empty
     enumerator kSPI_TxNotFullFlag
         txFifo is not full
     enumerator kSPI_RxNotEmptyFlag
         rxFIFO is not empty
     enumerator kSPI_RxFullFlag
         rxFIFO is full
```

```
typedef enum _spi_xfer_option spi_xfer_option_t
     SPI transfer option.
typedef enum _spi_shift_direction spi_shift_direction_t
     SPI data shifter direction options.
typedef enum _spi_clock_polarity spi_clock_polarity_t
     SPI clock polarity configuration.
typedef enum _spi_clock_phase spi_clock_phase_t
     SPI clock phase configuration.
typedef enum _spi_txfifo_watermark spi_txfifo_watermark_t
     txFIFO watermark values
typedef\ enum\ \_spi\_rxfifo\_watermark\ spi\_rxfifo\_watermark\_t
     rxFIFO watermark values
typedef enum _spi_data_width spi_data_width_t
     Transfer data width.
typedef enum _spi_ssel spi_ssel_t
     Slave select.
typedef enum _spi_spol_spi_spol_t
     ssel polarity
typedef struct_spi_delay_config_spi_delay_config_t
     SPI delay time configure structure. Note: The DLY register controls several programmable
     delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The
     maxinun value of these delay time is 15.
typedef struct_spi_master_config spi_master_config_t
     SPI master user configure structure.
typedef struct _spi_slave_config spi_slave_config_t
     SPI slave user configure structure.
typedef struct _spi_transfer spi_transfer_t
     SPI transfer structure.
typedef struct _spi_half_duplex_transfer spi_half_duplex_transfer_t
     SPI half-duplex(master only) transfer structure.
typedef struct _spi_config_spi_config_t
     Internal configuration structure used in 'spi' and 'spi dma' driver.
typedef struct _spi_master_handle spi_master_handle_t
     Master handle type.
typedef spi_master_handle_t spi_slave_handle_t
     Slave handle type.
typedef void (*spi_master_callback_t)(SPI_Type *base, spi_master_handle_t *handle, status_t
status, void *userData)
     SPI master callback for finished transmit.
typedef void (*spi_slave_callback_t)(SPI_Type *base, spi_slave_handle_t *handle, status_t status,
void *userData)
     SPI slave callback for finished transmit.
```

typedef void (\*flexcomm\_spi\_master\_irq\_handler\_t)(SPI\_Type \*base, *spi\_master\_handle\_t* \*handle)

Typedef for master interrupt handler.

typedef void (\*flexcomm\_spi\_slave\_irq\_handler\_t)(SPI\_Type \*base, *spi\_slave\_handle\_t* \*handle) Typedef for slave interrupt handler.

 $volatile \ uint8\_t \ s\_dummyData[]$ 

SPI default SSEL COUNT.

Global variable for dummy data value setting.

SPI\_DUMMYDATA

SPI dummy transfer data, the data is sent while txBuff is NULL.

SPI\_RETRY\_TIMES

Retry times for waiting flag.

- $\mathrm{SPI}\_\mathrm{DATA}(n)$
- SPI\_CTRLMASK
- ${\rm SPI\_ASSERTNUM\_SSEL}(n)$
- ${\rm SPI\_DEASSERTNUM\_SSEL}(n)$
- SPI\_DEASSERT\_ALL
- ${\rm SPI\_FIFOWR\_FLAGS\_MASK}$
- SPI\_FIFOTRIG\_TXLVL\_GET(base)
- ${\rm SPI\_FIFOTRIG\_RXLVL\_GET}(base)$

 $struct\_spi\_delay\_config$ 

*#include <fsl\_spi.h>* SPI delay time configure structure. Note: The DLY register controls several programmable delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The maxinun value of these delay time is 15.

#### **Public Members**

uint8\_t preDelay

Delay between SSEL assertion and the beginning of transfer.

 $uint8\_t \ {\rm postDelay}$ 

Delay between the end of transfer and SSEL deassertion.

uint8\_t frameDelay

Delay between frame to frame.

uint8\_t transferDelay

Delay between transfer to transfer.

```
struct __spi__master__config
```

*#include <fsl\_spi.h>* SPI master user configure structure.

#### **Public Members**

bool enableLoopback Enable loopback for test purpose

**bool** enableMaster Enable SPI at initialization time spi\_clock\_polarity\_t polarity Clock polarity spi\_clock\_phase\_t phase Clock phase spi\_shift\_direction\_t direction MSB or LSB  $uint32\_t \; {\rm baudRate\_Bps}$ Baud Rate for SPI in Hz spi data width t dataWidth Width of the data spi\_ssel\_t sselNum Slave select number spi spol t sselPol Configure active CS polarity  $uint8_t txWatermark$ txFIFO watermark uint8 t rxWatermark rxFIFO watermark spi\_delay\_config\_t delayConfig Delay configuration. struct \_spi\_slave\_config *#include <fsl\_spi.h>* SPI slave user configure structure. **Public Members** bool enableSlave Enable SPI at initialization time spi\_clock\_polarity\_t polarity Clock polarity spi\_clock\_phase\_t phase Clock phase spi\_shift\_direction\_t direction MSB or LSB *spi\_data\_width\_t* dataWidth Width of the data spi\_spol\_t sselPol Configure active CS polarity  $uint8_t txWatermark$ txFIFO watermark

uint8\_t rxWatermark rxFIFO watermark

struct \_\_spi\_\_transfer
#include <fsl\_spi.h> SPI transfer structure.

#### **Public Members**

const uint8\_t \*txData Send buffer uint8\_t \*rxData Receive buffer uint32\_t configFlags Additional option to control transfer, spi\_xfer\_option\_t. size\_t dataSize Transfer bytes struct \_spi\_half\_duplex\_transfer #include <fsl\_spi.h> SPI half-duplex(master only) transfer structure.

#### **Public Members**

const uint8\_t \*txData Send buffer

 $uint8_t * rxData$ 

Receive buffer

size\_t txDataSize Transfer bytes for transmit

 $size\_t \; \mathrm{rxDataSize}$ 

Transfer bytes

 $uint32\_t \ {\rm configFlags}$ 

Transfer configuration flags, spi\_xfer\_option\_t.

 $bool {\rm ~isPcsAssertInTransfer}$ 

If PCS pin keep assert between transmit and receive. true for assert and false for deassert.

 $bool \ {\rm isTransmitFirst}$ 

True for transmit first and false for receive first.

 $struct\_spi\_config$ 

*#include <fsl\_spi.h>* Internal configuration structure used in 'spi' and 'spi\_dma' driver.

struct \_spi\_master\_handle
#include <fsl\_spi.h> SPI transfer handle structure.

#### **Public Members**

const uint8\_t \*volatile txData Transfer buffer

uint8\_t \*volatile rxData Receive buffer

volatile size\_t txRemainingBytes Number of data to be transmitted [in bytes]

volatile size\_t rxRemainingBytes Number of data to be received [in bytes] volatile int8\_t toReceiveCount

sent count should be the same to complete the transfer, if the sent count is x and the received count is y, toReceiveCount is x-y. size\_t totalByteCount A number of transfer bytes volatile uint32 t state SPI internal state spi\_master\_callback\_t callback SPI callback void \*userData Callback parameter uint8 t dataWidth Width of the data [Valid values: 1 to 16] uint8\_t sselNum Slave select number to be asserted when transferring data [Valid values: 0 to 3] uint32\_t configFlags Additional option to control transfer uint8 t txWatermark txFIFO watermark uint8 t rxWatermark rxFIFO watermark

The number of data expected to receive in data width. Since the received count and

# 2.33 USART: Universal Synchronous/Asynchronous Receiver/Transmitter Driver

# 2.34 USART DMA Driver

Initializes the USART handle which is used in transactional functions.

- base USART peripheral base address.
- handle Pointer to usart\_dma\_handle\_t structure.
- callback Callback function.
- userData User data.
- txDmaHandle User-requested DMA handle for TX DMA transfer.
- rxDmaHandle User-requested DMA handle for RX DMA transfer.

Sends data using DMA.

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

#### Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART DMA transfer structure. See usart\_transfer\_t.

#### **Return values**

- kStatus\_Success if succeed, others failed.
- kStatus\_USART\_TxBusy Previous transfer on going.
- kStatus\_InvalidArgument Invalid argument.

#### Receives data using DMA.

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

#### **Parameters**

- base USART peripheral base address.
- handle Pointer to usart\_dma\_handle\_t structure.
- xfer USART DMA transfer structure. See usart\_transfer\_t.

#### **Return values**

- kStatus\_Success if succeed, others failed.
- kStatus\_USART\_RxBusy Previous transfer on going.
- kStatus\_InvalidArgument Invalid argument.

# void USART\_TransferAbortSendDMA(USART\_Type \*base, usart\_dma\_handle\_t \*handle) Aborts the sent data using DMA.

#### This function aborts send data using DMA.

#### **Parameters**

- base USART peripheral base address
- handle Pointer to usart\_dma\_handle\_t structure

void USART\_TransferAbortReceiveDMA(USART\_Type \*base, *usart\_dma\_handle\_t* \*handle) Aborts the received data using DMA.

This function aborts the received data using DMA.

- base USART peripheral base address
- handle Pointer to usart\_dma\_handle\_t structure

Get the number of bytes that have been received.

This function gets the number of bytes that have been received.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Receive bytes count.

# **Return values**

- $\bullet\ kStatus\_NoTransferInProgress No receive in progress.$
- kStatus\_InvalidArgument Parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

Get the number of bytes that have been sent.

This function gets the number of bytes that have been sent.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Sent bytes count.

# **Return values**

- kStatus\_NoTransferInProgress No receive in progress.
- kStatus\_InvalidArgument Parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

# FSL\_USART\_DMA\_DRIVER\_VERSION

USART dma driver version.

 $typedef \ struct \_usart\_dma\_handle \ usart\_dma\_handle\_t$ 

typedef void (\*usart\_dma\_transfer\_callback\_t)(USART\_Type \*base, *usart\_dma\_handle\_t* \*handle, *status\_t* status, void \*userData)

UART transfer callback function.

struct \_\_usart\_dma\_handle
#include <fsl\_usart\_dma.h> UART DMA handle.

# **Public Members**

USART\_Type \*base

UART peripheral base address.

usart\_dma\_transfer\_callback\_t callback Callback function.

# void \*userData UART callback function parameter.

size\_t rxDataSizeAll Size of the data to receive. size\_t txDataSizeAll Size of the data to send out. dma\_handle\_t \*txDmaHandle The DMA TX channel used. dma\_handle\_t \*rxDmaHandle The DMA RX channel used. volatile uint8\_t txState TX transfer state. volatile uint8\_t rxState

# 2.35 USART Driver

RX transfer state

*status\_t* USART\_Init(USART\_Type \*base, const *usart\_config\_t* \*config, uint32\_t srcClock\_Hz) Initializes a USART instance with user configuration structure and peripheral clock.

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the USART\_GetDefaultConfig() function. Example below shows how to use this API to configure USART.

usart\_config\_t usartConfig; usartConfig.baudRate\_Bps = 115200U; usartConfig.parityMode = kUSART\_ParityDisabled; usartConfig.stopBitCount = kUSART\_OneStopBit; USART\_Init(USART1, &usartConfig, 20000000U);

#### Parameters

- base USART peripheral base address.
- config Pointer to user-defined configuration structure.
- $\operatorname{srcClock}_{Hz}$  USART clock source frequency in HZ.

#### **Return values**

- kStatus\_USART\_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus\_InvalidArgument USART base address is not valid
- \*  $kStatus\_Success$  Status USART initialize succeed

void USART\_Deinit(USART\_Type \*base)

Deinitializes a USART instance.

This function waits for TX complete, disables TX and RX, and disables the USART clock.

# Parameters

• base – USART peripheral base address.

void USART\_GetDefaultConfig(usart\_config\_t \*config)

Gets the default configuration structure.

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate\_Bps = 115200U; usartConfig->parityMode = kUSART\_ParityDisabled; usartConfig->stopBitCount = kUSART\_OneStopBit; usartConfig->bitCountPerChar = kUSART\_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;

#### Parameters

• config – Pointer to configuration structure.

*status\_t* USART\_SetBaudRate(USART\_Type \*base, uint32\_t baudrate\_Bps, uint32\_t srcClock\_Hz) Sets the USART instance baud rate.

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART\_Init.

USART\_SetBaudRate(USART1, 115200U, 2000000U);

#### **Parameters**

- base USART peripheral base address.
- baudrate\_Bps USART baudrate to be set.
- srcClock\_Hz USART clock source frequency in HZ.

#### **Return values**

- kStatus\_USART\_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus\_Success Set baudrate succeed.
- kStatus\_InvalidArgument One or more arguments are invalid.

#### 

Enable 32 kHz mode which USART uses clock from the RTC oscillator as the clock source.

Please note that in order to use a 32 kHz clock to operate USART properly, the RTC oscillator and its 32 kHz output must be manully enabled by user, by calling RTC\_Init and setting SYSCON\_RTCOSCCTRL\_EN bit to 1. And in 32kHz clocking mode the USART can only work at 9600 baudrate or at the baudrate that 9600 can evenly divide, eg: 4800, 3200.

#### Parameters

- base USART peripheral base address.
- baudRate\_Bps USART baudrate to be set..
- enableMode32k true is 32k mode, false is normal mode.
- $\operatorname{srcClock}_{Hz}$  USART clock source frequency in HZ.

#### **Return values**

- kStatus\_USART\_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus\_Success Set baudrate succeed.
- kStatus\_InvalidArgument One or more arguments are invalid.

void USART\_Enable9bitMode(USART\_Type \*base, bool enable)

Enable 9-bit data mode for USART.

This function set the 9-bit mode for USART module. The 9th bit is not used for parity thus can be modified by user.

## Parameters

- base USART peripheral base address.
- enable true to enable, false to disable.

static inline void USART\_SetMatchAddress(USART\_Type \*base, uint8\_t address)

Set the USART slave address.

This function configures the address for USART module that works as slave in 9-bit data mode. When the address detection is enabled, the frame it receices with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

**Note:** Any USART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

#### **Parameters**

- base USART peripheral base address.
- address USART slave address.

static inline void USART\_EnableMatchAddress(USART\_Type \*base, bool match)

Enable the USART match address feature.

#### **Parameters**

- base USART peripheral base address.
- match true to enable match address, false to disable.

static inline uint32\_t USART\_GetStatusFlags(USART\_Type \*base)

Get USART status flags.

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators \_usart\_flags. To check a specific status, compare the return value with enumerators in \_usart\_flags. For example, to check whether the TX is empty:

#### Parameters

• base – USART peripheral base address.

#### Returns

USART status flags which are ORed by the enumerators in the \_usart\_flags.

static inline void USART\_ClearStatusFlags(USART\_Type \*base, uint32\_t mask)

Clear USART status flags.

This function clear supported USART status flags. The mask is a logical OR of enumeration members. See kUSART\_AllClearFlags. For example:

USART\_ClearStatusFlags(USART1, kUSART\_TxError | kUSART\_RxError)

## Parameters

- base USART peripheral base address.
- mask status flags to be cleared.

static inline void USART\_EnableInterrupts(USART\_Type \*base, uint32\_t mask)

Enables USART interrupts according to the provided mask.

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See \_usart\_interrupt\_enable. For example, to enable TX empty interrupt and RX full interrupt:

$$\label{eq:usart_transf} \begin{split} & USART\_EnableInterrupts(USART1, \ kUSART\_TxLevelInterruptEnable \ | \ kUSART\_\\ & \hookrightarrow RxLevelInterruptEnable); \end{split}$$

#### Parameters

- base USART peripheral base address.
- mask The interrupts to enable. Logical OR of \_usart\_interrupt\_enable.

static inline void USART\_DisableInterrupts(USART\_Type \*base, uint32\_t mask)

Disables USART interrupts according to a provided mask.

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See \_usart\_interrupt\_enable. This example shows how to disable the TX empty interrupt and RX full interrupt:

$$\label{eq:usart_bis} \begin{split} &USART\_DisableInterrupts(USART1, kUSART\_TxLevelInterruptEnable \mid kUSART\_ \\ & \hookrightarrow RxLevelInterruptEnable); \end{split}$$

#### Parameters

- base USART peripheral base address.
- mask The interrupts to disable. Logical OR of \_usart\_interrupt\_enable.

static inline uint32\_t USART\_GetEnabledInterrupts(USART\_Type \*base)

Returns enabled USART interrupts.

This function returns the enabled USART interrupts.

# Parameters

• base – USART peripheral base address.

static inline void USART\_EnableTxDMA(USART\_Type \*base, bool enable)

Enable DMA for Tx.

static inline void USART\_EnableRxDMA(USART\_Type \*base, bool enable) Enable DMA for Rx.

static inline void USART\_EnableCTS(USART\_Type \*base, bool enable)

Enable CTS. This function will determine whether CTS is used for flow control.

- base USART peripheral base address.
- enable Enable CTS or not, true for enable and false for disable.

static inline void USART\_EnableContinuousSCLK(USART\_Type \*base, bool enable)

Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode. Enable this funciton, SCLK will run continuously in synchronous mode, allowing characters to be received on Un\_RxD independently from transmission on Un\_TXD).

#### **Parameters**

- base USART peripheral base address.
- enable Enable Continuous Clock generation mode or not, true for enable and false for disable.

static inline void USART\_EnableAutoClearSCLK(USART\_Type \*base, bool enable)

Enable Continuous Clock generation bit auto clear. While enable this cuntion, the Continuous Clock bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.

#### Parameters

- base USART peripheral base address.
- enable Enable auto clear or not, true for enable and false for disable.

 $static \ in line \ void \ {\rm USART\_SetRxFifoWatermark} ({\rm USART\_Type} \ * base, \ uint8\_t \ water)$ 

Sets the rx FIFO watermark.

#### **Parameters**

- base USART peripheral base address.
- water Rx FIFO watermark.

static inline void USART\_SetTxFifoWatermark(USART\_Type \*base, uint8\_t water) Sets the tx FIFO watermark.

#### **Parameters**

- base USART peripheral base address.
- water Tx FIFO watermark.

static inline void USART\_WriteByte(USART\_Type \*base, uint8\_t data)

Writes to the FIFOWR register.

This function writes data to the txFIFO directly. The upper layer must ensure that txFIFO has space for data to write before calling this function.

#### Parameters

- base USART peripheral base address.
- data The byte to write.

static inline uint8\_t USART\_ReadByte(USART\_Type \*base)

Reads the FIFORD register directly.

This function reads data from the rxFIFO directly. The upper layer must ensure that the rxFIFO is not empty before calling this function.

#### Parameters

• base – USART peripheral base address.

#### Returns

The byte read from USART data register.

 $static \ inline \ uint8\_t \ {\rm USART\_GetRxFifoCount}(USART\_Type \ *base)$ 

Gets the rx FIFO data count.

# Parameters

• base – USART peripheral base address.

## Returns

rx FIFO data count.

static inline uint8\_t USART\_GetTxFifoCount(USART\_Type \*base) Gets the tx FIFO data count.

# Parameters

• base – USART peripheral base address.

# Returns

tx FIFO data count.

void USART\_SendAddress(USART\_Type \*base, uint8\_t address) Transmit an address frame in 9-bit data mode.

#### Parameters

- base USART peripheral base address.
- address USART slave address.

status\_t USART\_WriteBlocking(USART\_Type \*base, const uint8\_t \*data, size\_t length)

Writes to the TX register using a blocking method.

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

#### Parameters

- base USART peripheral base address.
- data Start address of the data to write.
- length Size of the data to write.

#### **Return values**

- kStatus\_USART\_Timeout Transmission timed out and was aborted.
- kStatus\_InvalidArgument Invalid argument.
- kStatus\_Success Successfully wrote all data.

# status\_t USART\_ReadBlocking(USART\_Type \*base, uint8\_t \*data, size\_t length)

Read RX data register using a blocking method.

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

#### Parameters

- base USART peripheral base address.
- $\mathrm{data}$  Start address of the buffer to store the received data.
- length Size of the buffer.

# **Return values**

- $\rm kStatus\_USART\_FramingError$  Receiver overrun happened while receiving data.
- kStatus\_USART\_ParityError Noise error happened while receiving data.
- kStatus\_USART\_NoiseError Framing error happened while receiving data.
- kStatus\_USART\_RxError Overflow or underflow rxFIFO happened.
- kStatus\_USART\_Timeout Transmission timed out and was aborted.
- kStatus\_Success Successfully received all data.

status\_t USART\_TransferCreateHandle(USART\_Type \*base, usart\_handle\_t \*handle,

*usart\_transfer\_callback\_t* callback, void \*userData)

### Initializes the USART handle.

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

### **Parameters**

- base USART peripheral base address.
- handle USART handle pointer.
- callback The callback function.
- userData The parameter of the callback function.

Transmits a buffer of data using the interrupt method.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the kStatus\_USART\_TxIdle as status parameter.

### Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART transfer structure. See usart\_transfer\_t.

### **Return values**

- kStatus\_Success Successfully start the data transmission.
- kStatus\_USART\_TxBusy Previous transmission still not finished, data not all written to TX register yet.
- kStatus\_InvalidArgument Invalid argument.

### Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the USART\_TransferReceiveNonBlocking() API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

**Note:** When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, then only 31 bytes are used for saving data.

### **Parameters**

• base – USART peripheral base address.

- handle USART handle pointer.
- ${\rm ringBuffer}$  Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
- ${\rm ringBufferSize}$  size of the ring buffer.

void USART\_TransferStopRingBuffer(USART\_Type \*base, *usart\_handle\_t* \*handle) Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.

size\_t USART\_TransferGetRxRingBufferLength(usart\_handle\_t \*handle)

Get the length of received data in RX ring buffer.

# Parameters

• handle – USART handle pointer.

# Returns

Length of received data in RX ring buffer.

void USART\_TransferAbortSend(USART\_Type \*base, usart\_handle\_t \*handle)

Aborts the interrupt-driven data transmit.

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are still not sent out.

### Parameters

- base USART peripheral base address.
- handle USART handle pointer.

Get the number of bytes that have been sent out to bus.

This function gets the number of bytes that have been sent out to bus by interrupt method.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Send bytes count.

# **Return values**

- $\bullet\ kStatus\_NoTransferInProgress No send in progress.$
- kStatus\_InvalidArgument Parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

status\_t USART\_TransferReceiveNonBlocking(USART\_Type \*base, usart\_handle\_t \*handle,

*usart\_transfer\_t* \*xfer, size\_t \*receivedBytes)

# Receives a buffer of data using an interrupt method.

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new

data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter kStatus\_USART\_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter receivedBytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the USART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

### Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART transfer structure, see usart\_transfer\_t.
- receivedBytes Bytes received from the ring buffer directly.

### **Return values**

- kStatus\_Success Successfully queue the transfer into transmit queue.
- kStatus\_USART\_RxBusy Previous receive request is not finished.
- kStatus\_InvalidArgument Invalid argument.

# void USART\_TransferAbortReceive(USART\_Type \*base, usart\_handle\_t \*handle)

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

### Parameters

- base USART peripheral base address.
- handle USART handle pointer.

Get the number of bytes that have been received.

This function gets the number of bytes that have been received.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Receive bytes count.

# **Return values**

- kStatus\_NoTransferInProgress No receive in progress.
- kStatus\_InvalidArgument Parameter is invalid.
- kStatus\_Success Get successfully through the parameter count;

void USART\_TransferHandleIRQ(USART\_Type \*base, usart\_handle\_t \*handle)

# USART IRQ handle function.

This function handles the USART transmit and receive IRQ request.

# Parameters

- base USART peripheral base address.
- handle USART handle pointer.

FSL\_USART\_DRIVER\_VERSION USART driver version. Error codes for the USART driver. Values: enumerator kStatus\_USART\_TxBusy Transmitter is busy. enumerator kStatus\_USART\_RxBusy Receiver is busy. enumerator kStatus\_USART\_TxIdle USART transmitter is idle. enumerator kStatus USART RxIdle USART receiver is idle. enumerator kStatus USART TxError Error happens on txFIFO. enumerator kStatus\_USART\_RxError Error happens on rxFIFO. enumerator kStatus\_USART\_RxRingBufferOverrun Error happens on rx ring buffer enumerator kStatus USART NoiseError USART noise error. enumerator kStatus\_USART\_FramingError USART framing error. enumerator kStatus\_USART\_ParityError USART parity error. enumerator kStatus USART BaudrateNotSupport Baudrate is not support in current clock source enum usart sync mode USART synchronous mode. Values: enumerator kUSART SyncModeDisabled Asynchronous mode. enumerator kUSART SyncModeSlave Synchronous slave mode. enumerator kUSART\_SyncModeMaster Synchronous master mode. enum usart parity mode USART parity mode. Values: enumerator kUSART\_ParityDisabled Parity disabled

```
enumerator kUSART_ParityEven
         Parity enabled, type even, bit setting: PE | PT = 10
     enumerator kUSART_ParityOdd
         Parity enabled, type odd, bit setting: PE | PT = 11
enum __usart_stop_bit_count
    USART stop bit count.
     Values:
     enumerator kUSART_OneStopBit
         One stop bit
     enumerator kUSART TwoStopBit
         Two stop bits
enum usart data len
    USART data size.
     Values:
     enumerator kUSART 7BitsPerChar
         Seven bit mode
     enumerator kUSART_8BitsPerChar
         Eight bit mode
enum _usart_clock_polarity
    USART clock polarity configuration, used in sync mode.
     Values:
    enumerator kUSART_RxSampleOnFallingEdge
         Un_RXD is sampled on the falling edge of SCLK.
     enumerator kUSART_RxSampleOnRisingEdge
         Un_RXD is sampled on the rising edge of SCLK.
enum\_usart\_txfifo\_watermark
    txFIFO watermark values
     Values:
     enumerator kUSART TxFifo0
         USART tx watermark is empty
     enumerator kUSART TxFifo1
         USART tx watermark at 1 item
    enumerator kUSART TxFifo2
         USART tx watermark at 2 items
     enumerator kUSART TxFifo3
         USART tx watermark at 3 items
     enumerator kUSART TxFifo4
         USART tx watermark at 4 items
     enumerator kUSART TxFifo5
         USART tx watermark at 5 items
    enumerator kUSART TxFifo6
         USART tx watermark at 6 items
```

enumerator kUSART\_TxFifo7 USART tx watermark at 7 items enum \_\_usart\_rxfifo\_watermark rxFIFO watermark values Values: enumerator kUSART RxFifo1 USART rx watermark at 1 item enumerator kUSART RxFifo2 USART rx watermark at 2 items enumerator kUSART RxFifo3 USART rx watermark at 3 items enumerator kUSART RxFifo4 USART rx watermark at 4 items enumerator kUSART RxFifo5 USART rx watermark at 5 items enumerator kUSART RxFifo6 USART rx watermark at 6 items enumerator kUSART RxFifo7 USART rx watermark at 7 items enumerator kUSART RxFifo8 USART rx watermark at 8 items enum usart interrupt enable USART interrupt configuration structure, default settings all disabled. Values: enumerator kUSART TxErrorInterruptEnable enumerator kUSART\_RxErrorInterruptEnable enumerator kUSART\_TxLevelInterruptEnable  $enumerator {\rm kUSART\_RxLevelInterruptEnable}$ enumerator kUSART\_TxIdleInterruptEnable Transmitter idle. enumerator kUSART\_CtsChangeInterruptEnable Change in the state of the CTS input. enumerator kUSART RxBreakChangeInterruptEnable Break condition asserted or deasserted. enumerator kUSART\_RxStartInterruptEnable Rx start bit detected. enumerator kUSART\_FramingErrorInterruptEnable Framing error detected. enumerator kUSART\_ParityErrorInterruptEnable Parity error detected.

enumerator kUSART\_NoiseErrorInterruptEnable Noise error detected. enumerator kUSART\_AutoBaudErrorInterruptEnable Auto baudrate error detected. enumerator kUSART\_AllInterruptEnables enum \_\_usart\_flags USART status flags. This provides constants for the USART status flags for use in the USART functions. Values: enumerator kUSART\_TxError TXERR bit, sets if TX buffer is error enumerator kUSART RxError RXERR bit, sets if RX buffer is error enumerator kUSART TxFifoEmptyFlag TXEMPTY bit, sets if TX buffer is empty enumerator kUSART\_TxFifoNotFullFlag TXNOTFULL bit, sets if TX buffer is not full enumerator kUSART\_RxFifoNotEmptyFlag RXNOEMPTY bit, sets if RX buffer is not empty enumerator kUSART RxFifoFullFlag RXFULL bit, sets if RX buffer is full enumerator kUSART\_RxIdleFlag Receiver idle. enumerator kUSART\_TxIdleFlag Transmitter idle. enumerator kUSART\_CtsAssertFlag CTS signal high. enumerator kUSART CtsChangeFlag CTS signal changed interrupt status. enumerator kUSART\_BreakDetectFlag Break detected. Self cleared when rx pin goes high again. enumerator kUSART\_BreakDetectChangeFlag Break detect change interrupt flag. A change in the state of receiver break detection. enumerator kUSART\_RxStartFlag Rx start bit detected interrupt flag. enumerator kUSART\_FramingErrorFlag Framing error interrupt flag. enumerator kUSART\_ParityErrorFlag parity error interrupt flag. enumerator kUSART\_NoiseErrorFlag Noise error interrupt flag.

enumerator kUSART\_AutobaudErrorFlag Auto baudrate error interrupt flag, caused by the baudrate counter timeout before the end of start bit. enumerator kUSART AllClearFlags typedef enum\_usart\_sync\_mode usart\_sync\_mode\_t USART synchronous mode. typedef enum \_usart\_parity\_mode usart\_parity\_mode\_t USART parity mode. typedef enum \_usart\_stop\_bit\_count usart\_stop\_bit\_count\_t USART stop bit count. typedef enum \_usart\_data\_len usart data len t USART data size. typedef enum \_usart\_clock\_polarity usart\_clock\_polarity\_t USART clock polarity configuration, used in sync mode. typedef enum \_usart\_txfifo\_watermark usart txfifo watermark t txFIFO watermark values typedef enum \_usart\_rxfifo\_watermark usart\_rxfifo\_watermark\_t rxFIFO watermark values typedef struct \_usart\_config usart\_config\_t USART configuration structure. typedef struct \_usart\_transfer usart\_transfer\_t USART transfer structure. typedef struct\_usart\_handle usart handle t typedef void (\*usart\_transfer\_callback\_t)(USART\_Type \*base, usart\_handle\_t \*handle, status\_t status, void \*userData) USART transfer callback function. typedef void (\*flexcomm\_usart\_irq\_handler\_t)(USART\_Type \*base, usart\_handle\_t \*handle) Typedef for usart interrupt handler. uint32\_t USART\_GetInstance(USART\_Type \*base) Returns instance number for USART peripheral base address. USART FIFOTRIG TXLVL GET(base) USART\_FIFOTRIG\_RXLVL\_GET(base) UART RETRY TIMES Retry times for waiting flag.

Defining to zero means to keep waiting for the flag until it is assert/deassert in blocking transfer, otherwise the program will wait until the UART\_RETRY\_TIMES counts down to 0, if the flag still remains unchanged then program will return kStatus\_USART\_Timeout. It is not advised to use this macro in formal application to prevent any hardware error because the actual wait period is affected by the compiler and optimization.

### $struct\_usart\_config$

*#include <fsl\_usart.h>* USART configuration structure.

### **Public Members**

uint32_t baudRate_Bps USART baud rate
<i>usart_parity_mode_t</i> parityMode Parity mode, disabled (default), even, odd
<i>usart_stop_bit_count_t</i> stopBitCount Number of stop bits, 1 stop bit (default) or 2 stop bits
<i>usart_data_len_t</i> bitCountPerChar Data length - 7 bit, 8 bit
bool loopback Enable peripheral loopback
bool enableRx Enable RX
bool enableTx Enable TX
<b>bool</b> enableContinuousSCLK USART continuous Clock generation enable in synchronous master mode.
bool enableMode32k USART uses 32 kHz clock from the RTC oscillator as the clock source.
bool enableHardwareFlowControl Enable hardware control RTS/CTS
<i>usart_txfifo_watermark_t</i> txWatermark txFIFO watermark
<i>usart_rxfifo_watermark_t</i> rxWatermark rxFIFO watermark
<i>usart_sync_mode_t</i> syncMode Transfer mode select - asynchronous, synchronous master, synchronous slave.
<i>usart_clock_polarity_t</i> clockPolarity Selects the clock polarity and sampling edge in synchronous mode.
<pre>structusart_transfer #include <fsl_usart.h> USART transfer structure.</fsl_usart.h></pre>
Public Members

# size\_t dataSize

The byte count to be transfer.

struct \_\_usart\_handle
 #include <fsl\_usart.h> USART handle structure.

# **Public Members**

const uint8\_t \*volatile  ${\rm txData}$  Address of remaining data to send.

volatile size_t $txDataSize$
Size of the remaining data to send.
size_t txDataSizeAll
Size of the data to send out.
uint8_t *volatile rxData
Address of remaining data to receive.
volatile size_t rxDataSize
Size of the remaining data to receive.
size_t rxDataSizeAll
Size of the data to receive.
uint8_t *rxRingBuffer
Start address of the receiver ring buffer.
size_t rxRingBufferSize
Size of the ring buffer.
volatile uint16_t rxRingBufferHead
Index for the driver to store received data into ring buffer.
volatile uint16_t rxRingBufferTail
Index for the user to get data from the ring buffer.
usart_transfer_callback_t callback
Callback function.
void *userData
USART callback function parameter.
volatile uint8_t txState
TX transfer state.
volatile uint8_t rxState
RX transfer state
uint8_t txWatermark
txFIFO watermark
uint8_t rxWatermark
rxFIFO watermark
unionunnamed12

# **Public Members**

uint8\_t \*data The buffer of data to be transfer. uint8\_t \*rxData The buffer to receive data. const uint8\_t \*txData The buffer of data to be sent.

# 2.36 UTICK: MictoTick Timer Driver

void UTICK\_Init(UTICK\_Type \*base)

Initializes an UTICK by turning its bus clock on.

void UTICK\_Deinit(UTICK\_Type \*base)

Deinitializes a UTICK instance.

This function shuts down Utick bus clock

### Parameters

• base – UTICK peripheral base address.

 $uint32\_t ~ {\rm UTICK\_GetStatusFlags}(UTICK\_Type ~* base)$ 

Get Status Flags.

This returns the status flag

### Parameters

• base – UTICK peripheral base address.

### Returns

status register value

 $void ~ {\rm UTICK\_ClearStatusFlags}(UTICK\_Type ~* base)$ 

Clear Status Interrupt Flags.

This clears intr status flag

### Parameters

• base – UTICK peripheral base address.

# Returns

none

# Starts UTICK.

This function starts a repeat/onetime countdown with an optional callback

# Parameters

- base UTICK peripheral base address.
- mode UTICK timer mode (ie kUTICK\_onetime or kUTICK\_repeat)
- count UTICK timer mode (ie kUTICK\_onetime or kUTICK\_repeat)
- ${\rm cb}$  UTICK callback (can be left as NULL if none, otherwise should be a void func(void))

### Returns

none

void UTICK\_HandleIRQ(UTICK\_Type \*base, utick\_callback\_t cb)

# UTICK Interrupt Service Handler.

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in UTICK\_SetTick()). if no user callback is scheduled, the interrupt will simply be cleared.

### Parameters

• base – UTICK peripheral base address.

+ $cb$ – callback scheduled for this instance of UTICK
Returns none
FSL_UTICK_DRIVER_VERSION UTICK driver version 2.0.5.
enumutickmode UTICK timer operational mode.
Values:
enumerator kUTICK_Onetime Trigger once
enumerator kUTICK_Repeat
Trigger repeatedly
typedef enum_ <i>utick_mode</i> utick_mode_t UTICK timer operational mode.
-
typedef void (*utick_callback_t)(void) UTICK callback function.

# 2.37 WWDT: Windowed Watchdog Timer Driver

 $void \ {\rm WWDT\_GetDefaultConfig}(\textit{wwdt\_config\_t} * config)$ 

Initializes WWDT configure structure.

This function initializes the WWDT configure structure to default value. The default value are:

```
config->enableWwdt = true;
config->enableWatchdogReset = false;
config->enableWatchdogProtect = false;
config->enableLockOscillator = false;
config->windowValue = 0xFFFFFFU;
config->timeoutValue = 0xFFFFFFU;
config->warningValue = 0;
```

### See also:

wwdt\_config\_t

### **Parameters**

• config – Pointer to WWDT config structure.

void WWDT\_Init(WWDT\_Type \*base, const wwdt\_config\_t \*config)

Initializes the WWDT.

This function initializes the WWDT. When called, the WWDT runs according to the configuration.

Example:

```
wwdt\_config\_t config;
WWDT\_GetDefaultConfig(&config);
config.timeoutValue = 0x7ffU;
WWDT\_Init(wwdt\_base,&config);
```

### Parameters

- base WWDT peripheral base address
- config The configuration of WWDT

void WWDT\_Deinit(WWDT\_Type \*base)

Shuts down the WWDT.

This function shuts down the WWDT.

### Parameters

• base – WWDT peripheral base address

static inline void WWDT\_Enable(WWDT\_Type \*base)

Enables the WWDT module.

This function write value into WWDT\_MOD register to enable the WWDT, it is a write-once bit; once this bit is set to one and a watchdog feed is performed, the watchdog timer will run permanently.

### **Parameters**

• base – WWDT peripheral base address

static inline void WWDT\_Disable(WWDT\_Type \*base) Disables the WWDT module.

# Deprecated:

Do not use this function. It will be deleted in next release version, for once the bit field of WDEN written with a 1, it can not be re-written with a 0.

This function write value into WWDT\_MOD register to disable the WWDT.

### Parameters

• base – WWDT peripheral base address

static inline uint32\_t WWDT\_GetStatusFlags(WWDT\_Type \*base)

Gets all WWDT status flags.

This function gets all status flags.

Example for getting Timeout Flag:

```
uint32_t status;
status = WWDT_GetStatusFlags(wwdt_base) & kWWDT_TimeoutFlag;
```

### **Parameters**

• base – WWDT peripheral base address

### Returns

The status flags. This is the logical OR of members of the enumeration \_wwdt\_status\_flags\_t

void WWDT\_ClearStatusFlags(WWDT\_Type \*base, uint32\_t mask)

Clear WWDT flag.

This function clears WWDT status flag.

Example for clearing warning flag:

 $WWDT\_ClearStatusFlags(wwdt\_base, \,kWWDT\_WarningFlag);$ 

### Parameters

- base WWDT peripheral base address
- ${\rm mask}$  The status flags to clear. This is a logical OR of members of the enumeration \_wwdt\_status\_flags\_t

static inline void WWDT\_SetWarningValue(WWDT\_Type \*base, uint32\_t warningValue)

Set the WWDT warning value.

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter is no longer greater than the value defined by WARNINT, an interrupt will be generated after the subsequent WDCLK.

### **Parameters**

- base WWDT peripheral base address
- warningValue WWDT warning value.

static inline void WWDT\_SetTimeoutValue(WWDT\_Type \*base, uint32\_t timeoutCount)

Set the WWDT timeout value.

This function sets the timeout value. Every time a feed sequence occurs the value in the TC register is loaded into the Watchdog timer. Writing a value below 0xFF will cause 0xFF to be loaded into the TC register. Thus the minimum time-out interval is TWDCLK\*256\*4. If enableWatchdogProtect flag is true in wwdt\_config\_t config structure, any attempt to change the timeout value before the watchdog counter is below the warning and window values will cause a watchdog reset and set the WDTOF flag.

### Parameters

- base WWDT peripheral base address
- timeoutCount WWDT timeout value, count of WWDT clock tick.

static inline void WWDT\_SetWindowValue(WWDT\_Type \*base, uint32\_t windowValue)

Sets the WWDT window value.

The WINDOW register determines the highest TV value allowed when a watchdog feed is performed. If a feed sequence occurs when timer value is greater than the value in WINDOW, a watchdog event will occur. To disable windowing, set windowValue to 0xFFFFFF (maximum possible timer value) so windowing is not in effect.

### Parameters

- base WWDT peripheral base address
- windowValue WWDT window value.

void WWDT\_Refresh(WWDT\_Type \*base)

Refreshes the WWDT timer.

This function feeds the WWDT. This function should be called before WWDT timer is in timeout. Otherwise, a reset is asserted.

### Parameters

• base – WWDT peripheral base address

FSL\_WWDT\_DRIVER\_VERSION

Defines WWDT driver version.

WWDT\_FIRST\_WORD\_OF\_REFRESH

First word of refresh sequence

WWDT\_SECOND\_WORD\_OF\_REFRESH

Second word of refresh sequence

 $enum\_wwdt\_status\_flags\_t$ 

WWDT status flags.

This structure contains the WWDT status flags for use in the WWDT functions.

Values:

enumerator kWWDT\_TimeoutFlag Time-out flag, set when the timer times out

enumerator kWWDT\_WarningFlag

Warning interrupt flag, set when timer is below the value WDWARNINT

typedef struct \_wwdt\_config wwdt\_config\_t

Describes WWDT configuration structure.

 $struct\_wwdt\_config$ 

#include <fsl\_wwdt.h> Describes WWDT configuration structure.

### **Public Members**

 $bool \ {\rm enableWwdt}$ 

Enables or disables WWDT

 $bool \ {\rm enable} Watchdog Reset$ 

true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset

 $bool \ {\rm enable} Watchdog Protect$ 

true: Enable watchdog protect i.e timeout value can only be changed after counter is below warning & window values false: Disable watchdog protect; timeout value can be changed at any time

### $bool \ {\rm enableLockOscillator}$

true: Disabling or powering down the watchdog oscillator is prevented Once set, this bit can only be cleared by a reset false: Do not lock oscillator

### $uint32\_t \ {\rm window} Value$

Window value, set this to 0xFFFFFF if windowing is not in effect

 $uint32_t$  timeoutValue

Timeout value

### $uint32\_t \ {\rm warningValue}$

Watchdog time counter value that will generate a warning interrupt. Set this to 0 for no warning

### $uint32\_t\ {\rm clockFreq\_Hz}$

Watchdog clock source frequency.

# **Chapter 3**

# **Middleware**

# 3.1 Motor Control

# 3.1.1 FreeMASTER

Communication Driver User Guide

### Introduction

**What is FreeMASTER?** FreeMASTER is a PC-based application developed by NXP for NXP customers. It is a versatile tool usable as a real-time monitor, visualization tool, and a graphical control panel of embedded applications based on the NXP processing units.

This document describes the embedded-side software driver which implements an interface between the application and the host PC. The interface covers the following communication:

- **Serial** UART communication either over plain RS232 interface or more typically over a USB-to-Serial either external or built in a debugger probe.
- USB direct connection to target microcontroller
- CAN bus
- TCP/IP network wired or WiFi
- Segger J-Link RTT
- JTAG debug port communication
- ...and all of the above also using a **Zephyr** generic drivers.

The driver also supports so-called "packet-driven BDM" interface which enables a protocol-based communication over a debugging port. The BDM stands for Background Debugging Module and its physical implementation is different on each platform. Some platforms leverage a semi-standard JTAG interface, other platforms provide a custom implementation called BDM. Regardless of the name, this debugging interface enables non-intrusive access to the memory space while the target CPU is running. For basic memory read and write operations, there is no communication driver required on the target when communicating with the host PC. Use this driver to get more advanced FreeMASTER protocol features over the BDM interface. The driver must be configured for the packet-driven BDM mode, in which the host PC uses the debugging interface to write serial command frames directly to the target memory buffer. The same method is then used to read response frames from that memory buffer.

Similar to "packet-driven BDM", the FreeMASTER also supports a communication over [J-Link RTT]((https://www.segger.com/products/debug-probes/j-link/technology/about-real-time-transfer/) interface defined by SEGGER Microcontroller GmbH for ARM CortexM-based micro-controllers. This method also uses JTAG physical interface and enables high-speed real time communication to run over the same channel as used for application debugging.

**Driver version 3** This document describes version 3 of the FreeMASTER Communication Driver. This version features the implementation of the new Serial Protocol, which significantly extends the features and security of its predecessor. The new protocol internal number is v4 and its specification is available in the documentation accompanying the driver code.

Driver V3 is deployed to modern 32-bit MCU platforms first, so the portfolio of supported platforms is smaller than for the previous V2 versions. It is recommended to keep using the V2 driver for legacy platforms, such as S08, S12, ColdFire, or Power Architecture. Reach out to FreeMAS-TER community or to the local NXP representative with requests for more information or to port the V3 driver to legacy MCU devices.

Thanks to a layered approach, the new driver simplifies the porting of the driver to new UART, CAN or networking communication interfaces significantly. Users are encouraged to port the driver to more NXP MCU platforms and contribute the code back to NXP for integration into future releases. Existing code and low-level driver layers may be used as an example when porting to new targets.

**Note:** Using the FreeMASTER tool and FreeMASTER Communication Driver is only allowed in systems based on NXP microcontroller or microprocessor unit. Use with non-NXP MCU platforms is **not permitted** by the license terms.

**Target platforms** The driver implementation uses the following abstraction mechanisms which simplify driver porting and supporting new communication modules:

- **General CPU Platform** (see source code in the src/platforms directory). The code in this layer is only specific to native data type sizes and CPU architectures (for example; alignment-aware memory copy routines). This driver version brings two generic implementations of 32-bit platforms supporting both little-endian and big-endian architectures. There are also implementations customized for the 56F800E family of digital signal controllers and S12Z MCUs. **Zephyr** is treated as a specific CPU platform as it brings unified user configuration (Kconfig) and generic hardware device drivers. With Zephyr, the transport layer and low-level communication layers described below are configured automatically using Kconfig and Device Tree technologies.
- **Transport Communication Layer** The Serial, CAN, Networking, PD-BDM, and other methods of transport logic are implemented as a driver layer called FMSTR\_TRANSPORT with a uniform API. A support of the Network transport also extends single-client modes of operation which are native for Serial, USB and CAN by a concept of multiple client sessions.
- Low-level Communication Driver Each type of transport further defines a low-level API used to access the physical communication module. For example, the Serial transport defines a character-oriented API implemented by different serial communication modules like UART, LPUART, USART, and also USB-CDC. Similarly, the CAN transport defines a message-oriented API implemented by the FlexCAN or MCAN modules. Moreover, there are multiple different implementations for the same kind of communication peripherals. The difference between the implementation is in the way the low-level hardware registers are accessed. The *mcuxsdk* folder contains implementations which use MCUXpresso SDK drivers. These drivers should be used in applications based on the NXP MCUXpresso SDK. The "ampsdk" drivers target automotive-specific MCUs and their respective SDKs. The "dreg" implementations use a plain C-language access to hardware register addresses which makes it a universal and the most portable solution. In this case, users are encouraged to add more drivers for other communication modules or other respective SDKs and contribute the code back to NXP for integration.

The low-level drivers defined for the Networking transport enable datagram-oriented UDP and stream TCP communication. This implementation is demonstrated using the lwIP software stack but shall be portable to other TCP/IP stacks. It may sound surprisingly, but also the Segger J-Link RTT communication driver is linked to the Networking transport (RTT is stream oriented communication handled similarly to TCP).

**Replacing existing drivers** For all supported platforms, the driver described in this document replaces the V2 implementation and also older driver implementations that were available separately for individual platforms (PC Master SCI drivers).

**Clocks, pins, and peripheral initialization** The FreeMASTER communication driver is only responsible for runtime processing of the communication and must be integrated with an user application code to function properly. The user application code is responsible for general initialization of clock sources, pin multiplexers, and peripheral registers related to the communication speed. Such initialization should be done before calling the FMSTR\_Init function.

It is recommended to develop the user application using one of the Software Development Kits (SDKs) available from third parties or directly from NXP, such as MCUXpresso SDK, MCUXpresso IDE, and related tools. This approach simplifies the general configuration process significantly.

**MCUX presso SDK** The MCUX presso SDK is a software package provided by NXP which contains the device initialization code, linker files, and software drivers with example applications for the NXP family of MCUs. The MCUX presso Config Tools may be used to generate the clock-setup and pin-multiplexer setup code suitable for the selected processor.

The MCUXpresso SDK also contains this FreeMASTER communication driver as a "middleware" component which may be downloaded along with the example applications from https: //mcuxpresso.nxp.com/en/welcome.

**MCUXpresso SDK on GitHub** The FreeMASTER communication driver is also released as one of the middleware components of the MCUXpresso SDK on the GitHub. This release enables direct integration of the FreeMASTER source code Git repository into a target applications including Zephyr applications.

Related links:

- The official FreeMASTER middleware repository.
- Online version of this document

**FreeMASTER in Zephyr** The FreeMASTER middleware repository can be used with MCUXpresso SDK as well as a Zephyr module. Zephyr-specific samples which include examples of Kconfig and Device Tree configurations for Serial, USB and Network communications are available in separate repository. West manifest in this sample repository fetches the full Zephyr package including the FreeMASTER middleware repository used as a Zephyr module.

# **Example applications**

**MCUX SDK Example applications** There are several example applications available for each supported MCU platform.

• **fmstr\_uart** demonstrates a plain serial transmission, typically connecting to a computer's physical or virtual COM port. The typical transmission speed is 115200 bps.

- **fmstr\_can** demonstrates CAN bus communication. This requires a suitable CAN interface connected to the computer and interconnected with the target MCU using a properly terminated CAN bus. The typical transmission speed is 500 kbps. A FreeMASTER-over-CAN communication plug-in must be used.
- **fmstr\_usb\_cdc** uses an on-chip USB controller to implement a CDC communication class. It is connected directly to a computer's USB port and creates a virtual COM port device. The typical transmission speed is above 1 Mbps.
- **fmstr\_net** demonstrates the Network communication over UDP or TCP protocol. Existing examples use lwIP stack to implement the communication, but in general, it shall be possible to use any other TCP/IP stack to achieve the same functionality.
- **fmstr\_wifi** is the fmstr\_net application modified to use a WiFi network interface instead of a wired Ethernet connection.
- **fmstr\_rtt** demonstrates the communication over SEGGER J-Link RTT interface. Both fmstr\_net and fmstr\_rtt examples require the FreeMASTER TCP/UDP communication plug-in to be used on the PC host side.
- **fmstr\_eonce** uses the real-time data unit on the JTAG EOnCE module of the 56F800E family to implement pseudo-serial communication over the JTAG port. The typical transmission speed is around 10 kbps. This communication requires FreeMASTER JTAG/EOnCE communication plug-in.
- **fmstr\_pdbdm** uses JTAG or BDM debugging interface to access the target RAM directly while the CPU is running. Note that such approach can be used with any MCU application, even without any special driver code. The computer reads from and writes into the RAM directly without CPU intervention. The Packet-Driven BDM (PD-BDM) communication uses the same memory access to exchange command and response frames. With PD-BDM, the FreeMASTER tool is able to go beyond basic memory read/write operations and accesses also advanced features like Recorder, TSA, or Pipes. The typical transmission speed is around 10 kbps. A PD-BDM communication plug-in must be used in FreeMASTER and configured properly for the selected debugging interface. Note that this communication cannot be used while a debugging interface is used by a debugger session.
- **fmstr\_any** is a special example application which demonstrates how the NXP MCUXpresso Config Tools can be used to configure pins, clocks, peripherals, interrupts, and even the FreeMASTER "middleware" driver features in a graphical and user friendly way. The user can switch between the Serial, CAN, and other ways of communication and generate the required initialization code automatically.

**Zephyr sample spplications** Zephyr sample applications demonstrate Kconfig and Device Tree configuration which configure the FreeMASTER middleware module for a selected communication option (Serial, CAN, Network or RTT).

Refer to *readme.md* files in each sample directory for description of configuration options required to implement FreeMASTER connectivity.

# Description

This section shows how to add the FreeMASTER Communication Driver into application and how to configure the connection to the FreeMASTER visualization tool.

**Features** The FreeMASTER driver implements the FreeMASTER protocol V4 and provides the following features which may be accessed using the FreeMASTER visualization tool:

- Read/write access to any memory location on the target.
- Optional password protection of the read, read/write, and read/write/flash access levels.

- Atomic bit manipulation on the target memory (bit-wise write access).
- Optimal size-aligned access to memory which is also suitable to access the peripheral register space.
- Oscilloscope access—real-time access to target variables. The sample rate may be limited by the communication speed.
- Recorder— access to the fast transient recorder running on the board as a part of the FreeMASTER driver. The sample rate is only limited by the MCU CPU speed. The length of the data recorded depends on the amount of available memory.
- Multiple instances of Oscilloscopes and Recorders without the limitation of maximum number of variables.
- Application commands—high-level message delivery from the PC to the application.
- TSA tables—describing the data types, variables, files, or hyperlinks exported by the target application. The TSA newly supports also non-memory mapped resources like external EEPROM or SD Card files.
- Pipes—enabling the buffered stream-oriented data exchange for a general-purpose terminal-like communication, diagnostic data streaming, or other data exchange.

The FreeMASTER driver features:

- Full FreeMASTER protocol V4 implementation with a new V4 style of CRC used.
- Layered approach supporting Serial, CAN, Network, PD-BDM, and other transports.
- Layered low-level Serial transport driver architecture enabling to select UART, LPUART, USART, and other physical implementations of serial interfaces, including USB-CDC.
- Layered low-level CAN transport driver architecture enabling to select FlexCAN, msCAN, MCAN, and other physical implementations of the CAN interface.
- Layered low-level Networking transport enabling to select TCP, UDP or J-Link RTT communication.
- TSA support to write-protect memory regions or individual variables and to deny the access to the unsafe memory.
- The pipe callback handlers are invoked whenever new data is available for reading from the pipe.
- Two Serial Single-Wire modes of operation are enabled. The "external" mode has the RX and TX shorted on-board. The "true" single-wire mode interconnects internally when the MCU or UART modules support it.

The following sections briefly describe all FreeMASTER features implemented by the driver. See the PC-based FreeMASTER User Manual for more details on how to use the features to monitor, tune, or control an embedded application.

**Board Detection** The FreeMASTER protocol V4 defines the standard set of configuration values which the host PC tool reads to identify the target and to access other target resources properly. The configuration includes the following parameters:

- Version of the driver and the version of the protocol implemented.
- MTU as the Maximum size of the Transmission Unit (for example; communication buffer size).
- Application name, description, and version strings.
- Application build date and time as a string.
- Target processor byte ordering (little/big endian).
- Protection level that requires password authentication.

- Number of the Recorder and Oscilloscope instances.
- RAM Base Address for optimized memory access commands.

**Memory Read** This basic feature enables the host PC to read any data memory location by specifying the address and size of the required memory area. The device response frame must be shorter than the MTU to fit into the outgoing communication buffer. To read a device memory of any size, the host uses the information retrieved during the Board Detection and splits the large-block request to multiple partial requests.

The driver uses size-aligned operations to read the target memory (for example; uses proper read-word instruction when an address is aligned to 4 bytes).

**Memory Write** Similarly to the Memory Read operation, the Memory Write feature enables to write to any RAM memory location on the target device. A single write command frame must be shorter than the MTU to fit into the target communication buffer. Larger requests must be split into smaller ones.

The driver uses size-aligned operations to write to the target memory (for example; uses proper write-word instruction when an address is aligned to 4 bytes).

**Masked Memory Write** To implement the write access to a single bit or a group of bits of target variables, the Masked Memory Write feature is available in the FreeMASTER protocol and it is supported by the driver using the Read-Modify-Write approach.

Be careful when writing to bit fields of volatile variables that are also modified in an application interrupt. The interrupt may be serviced in the middle of a read-modify-write operation and it may cause data corruption.

**Oscilloscope** The protocol and driver enables any number of variables to be read at once with a single request from the host. This feature is called Oscilloscope and the FreeMASTER tool uses it to display a real-time graph of variable values.

The driver can be configured to support any number of Oscilloscope instances and enable simultaneously running graphs to be displayed on the host computer screen.

**Recorder** The protocol enables the host to select target variables whose values are then periodically recorded into a dedicated on-board memory buffer. After such data sampling stops (either on a host request or by evaluating a threshold-crossing condition), the data buffer is downloaded to the host and displayed as a graph. The data sampling rate is not limited by the speed of the communication line, so it enables displaying the variable transitions in a very high resolution.

The driver can be configured to support multiple Recorder instances and enable multiple recorder graphs to be displayed on the host screen. Having multiple recorders also enables setting the recording point differently for each instance. For example; one instance may be recording data in a general timer interrupt while another instance may record at a specific control algorithm time in the PWM interrupt.

**TSA** With the TSA feature, data types and variables can be described directly in the application source code. Such information is later provided to the FreeMASTER tool which may use it instead of reading symbol data from the application ELF executable file.

The information is encoded as so-called TSA tables which become direct part of the application code. The TSA tables contain descriptors of variables that shall be visible to the host tool. The descriptors can describe the memory areas by specifying the address and size of the memory

block or more conveniently using the C variable names directly. Different set of TSA descriptors can be used to encode information about the structure types, unions, enumerations, or arrays.

The driver also supports special types of TSA table entries to describe user resources like external EEPROM and SD Card files, memory-mapped files, virtual directories, web URL hyperlinks, and constant enumerations.

**TSA Safety** When the TSA is enabled in the application, the TSA Safety can be enabled and validate the memory accesses directly by the embedded-side driver. When the TSA Safety is turned on, any memory request received from the host is validated and accepted only if it belongs to a TSA-described object. The TSA entries can be declared as Read-Write or Read-Only so that the driver can actively deny the write access to the Read-Only objects.

**Application commands** The Application Commands are high-level messages that can be delivered from the PC Host to the embedded application for further processing. The embedded application can either poll the status, or be called back when a new Application Command arrives to be processed. After the embedded application acknowledges that the command is handled, the host receives the Result Code and reads the other return data from memory. Both the Application Commands and the Result Codes are specific to a given application and it is user's responsibility to define them. The FreeMASTER protocol and the FreeMASTER driver only implement the delivery channel and a set of API calls to enable the Application Command processing in general.

**Pipes** The Pipes enable buffered and stream-oriented data exchange between the PC Host and the target application. Any pipe can be written to and read from at both ends (either on the PC or the MCU). The data transmission is acknowledged using the special FreeMASTER protocol commands. It is guaranteed that the data bytes are delivered from the writer to the reader in a proper order and without losses.

**Serial single-wire operation** The MCU Serial Communication Driver natively supports normal dual-wire operation. Because the protocol is half-duplex only, the driver can also operate in two single-wire modes:

- "External" single-wire operation where the Receiver and Transmitter pins are shorted on the board. This mode is supported by default in the MCU driver because the Receiver and Transmitter units are enabled or disabled whenever needed. It is also easy to extend this operation for the RS485 communication.
- "True" single-wire mode which uses only a single pin and the direction switching is made by the UART module. This mode of operation must be enabled by defining the FM-STR\_SERIAL\_SINGLEWIRE configuration option.

**Multi-session support** With networking interface it is possible for multiple clients to access the target MCU simultaneously. Reading and writing of target memory is processed atomically so there is no risk of data corruption. The state-full resources such as Recorders or Oscilloscopes are locked to a client session upon first use and access is denied to other clients until lock is released..

Zephyr-specific

**Dedicated communication task** FreeMASTER communication may run isolated in a dedicated task. The task automates the FMSTR\_Init and FMSTR\_Poll calls together with periodic activities enabling the FreeMASTER UI to fetch information about tasks and CPU utilization. The task can be started automatically or manually, and it must be assigned a priority to be able to react on interrupts and other communication events. Refer to Zephyr FreeMASTER sample applications which all use this communication task.

**Zephyr shell and logging over FreeMASTER pipe** FreeMASTER implements a shell backend which may use FreeMASTER pipe as a I/O terminal and logging output. Refer to Zephyr FreeMASTER sample applications which all use this feature.

**Automatic TSA tables** TSA tables can be declared as "automatic" in Zephyr which make them automatically registered in the table list. This may be very useful when there are many TSA tables or when the tables are defined in different (often unrelated) libraries linked together. In this case user does not need to build a list of all tables manually.

**Driver files** The driver source files can be found in a top-level src folder, further divided into the sub-folders:

- *src/platforms* platform-specific folder—one folder exists for each supported processor platform (for example; 32-bit Little Endian platform). Each such folder contains a platform header file with data types and a code which implements the potentially platform-specific operations, such as aligned memory access.
- *src/common* folder—contains the common driver source files shared by the driver for all supported platforms. All the *.c* files must be added to the project, compiled, and linked together with the application.
  - *freemaster.h -* master driver header file, which declares the common data types, macros, and prototypes of the FreeMASTER driver API functions.
  - freemaster\_cfg.h.example this file can serve as an example of the FreeMASTER driver configuration file. Save this file into a project source code folder and rename it to freemaster\_cfg.h. The FreeMASTER driver code includes this file to get the projectspecific configuration options and to optimize the compilation of the driver.
  - *freemaster\_defcfg.h* defines the default values for each FreeMASTER configuration option if the option is not set in the *freemaster\_cfg.h* file.
  - *freemaster\_protocol.h* defines the FreeMASTER protocol constants used internally by the driver.
  - *freemaster\_protocol.c* implements the FreeMASTER protocol decoder and handles the basic Get Configuration Value, Memory Read, and Memory Write commands.
  - *freemaster\_rec.c* handles the Recorder-specific commands and implements the Recorder sampling and triggering routines. When the Recorder is disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.
  - *freemaster\_scope.c* handles the Oscilloscope-specific commands. If the Oscilloscope is disabled by the FreeMASTER driver configuration file, this file compiles as void.
  - *freemaster\_pipes.c* implements the Pipes functionality when the Pipes feature is enabled.
  - *freemaster\_appcmd.c* handles the communication commands used to deliver and execute the Application Commands within the context of the embedded application. When the Application Commands are disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.

- *freemaster\_tsa.c* handles the commands specific to the TSA feature. This feature enables the FreeMASTER host tool to obtain the TSA memory descriptors declared in the embedded application. If the TSA is disabled by the FreeMASTER driver configuration file, this file compiles as void.
- *freemaster\_tsa.h* contains the declaration of the macros used to define the TSA memory descriptors. This file is indirectly included into the user application code (via *freemaster.h*).
- *freemaster\_sha.c* implements the SHA-1 hash code used in the password authentication algorithm.
- *freemaster\_private.h* contains the declarations of functions and data types used internally in the driver. It also contains the C pre-processor statements to perform the compile-time verification of the user configuration provided in the *freemaster\_cfg.h* file.
- *freemaster\_serial.c* implements the serial protocol logic including the CRC, FIFO queuing, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a character-oriented API exported by the specific low-level driver.
- *freemaster\_serial.h* defines the low-level character-oriented Serial API.
- *freemaster\_can.c* implements the CAN protocol logic including the CAN message preparation, signalling using the first data byte in the CAN frame, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a message-oriented API exported by the specific lowlevel driver.
- freemaster\_can.h defines the low-level message-oriented CAN API.
- *freemaster\_net.c* implements the Network protocol transport logic including multiple session management code.
- *freemaster\_net.h* definitions related to the Network transport.
- *freemaster\_pdbdm.c* implements the packet-driven BDM communication buffer and other communication-related operations.
- *freemaster\_utils.c* aligned memory copy routines, circular buffer management and other utility functions
- *freemaster\_utils.h* definitions related to utility code.
- *src/drivers/[sdk]/serial* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_serial\_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the UART, LPUART, USART, and other kinds of Serial communication modules.
- *src/drivers/[sdk]/can* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the FlexCAN, msCAN, MCAN, and other kinds of CAN communication modules.
- *src/drivers/[sdk]/network* contains low-level code adapting the FreeMASTER Network transport to an underlying TCP/IP or RTT stack.
  - *freemaster\_net\_lwip\_tcp.c* and *\_udp.c* default networking implementation of TCP and UDP transports using lwIP stack.
  - freemaster\_net\_segger\_rtt.c implementation of network transport using Segger J-Link RTT interface

**Driver configuration** The driver is configured using a single header file (*freemaster\_cfg.h*). Create this file and save it together with other project source files before compiling the driver code. All FreeMASTER driver source files include the *freemaster\_cfg.h* file and use the macros defined here for the conditional and parameterized compilation. The C compiler must locate the configuration file when compiling the driver files. Typically, it can be achieved by putting this file into a folder where the other project-specific included files are stored.

As a starting point to create the configuration file, get the *freemaster\_cfg.h.example* file, rename it to *freemaster\_cfg.h*, and save it into the project area.

**Note:** It is NOT recommended to leave the *freemaster\_cfg.h* file in the FreeMASTER driver source code folder. The configuration file must be placed at a project-specific location, so that it does not affect the other applications that use the same driver.

**Configurable items** This section describes the configuration options which can be defined in *freemaster\_cfg.h.* 

### Interrupt modes

#define FMSTR\_LONG\_INTR [0|1] #define FMSTR\_SHORT\_INTR [0|1] #define FMSTR\_POLL\_DRIVEN [0|1]

Value Type boolean (0 or 1)

**Description** Exactly one of the three macros must be defined to non-zero. The others must be defined to zero or left undefined. The non-zero-defined constant selects the interrupt mode of the driver. See *Driver interrupt modes*.

- FMSTR\_LONG\_INTR long interrupt mode
- FMSTR\_SHORT\_INTR short interrupt mode
- FMSTR\_POLL\_DRIVEN poll-driven mode

**Note:** Some options may not be supported by all communication interfaces. For example, the FMSTR\_SHORT\_INTR option is not supported by the USB\_CDC interface.

### **Protocol transport**

#define FMSTR\_TRANSPORT [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER source code. Specify one of existing instances to make use of the protocol transport.

**Description** Use one of the pre-defined constants, as implemented by the FreeMASTER code. The current driver supports the following transports:

- FMSTR\_SERIAL serial communication protocol
- FMSTR\_CAN using CAN communication
- FMSTR\_PDBDM using packet-driven BDM communication
- FMSTR\_NET network communication using TCP or UDP protocol

**Serial transport** This section describes configuration parameters used when serial transport is used:

#define FMSTR\_TRANSPORT FMSTR\_SERIAL

**FMSTR\_SERIAL\_DRV** Select what low-level driver interface will be used when implementing the Serial communication.

#define FMSTR\_SERIAL\_DRV [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing serial driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/serial* implementation):

- **FMSTR\_SERIAL\_MCUX\_UART** UART driver
- FMSTR\_SERIAL\_MCUX\_LPUART LPUART driver
- FMSTR\_SERIAL\_MCUX\_USART USART driver
- FMSTR\_SERIAL\_MCUX\_MINIUSART miniUSART driver
- FMSTR\_SERIAL\_MCUX\_QSCI DSC QSCI driver
- **FMSTR\_SERIAL\_MCUX\_USB** USB/CDC class driver (also see code in the */sup-port/mcuxsdk\_usb* folder)
- FMSTR\_SERIAL\_56F800E\_EONCE DSC JTAG EOnCE driver

Other SDKs or BSPs may define custom low-level driver interface structure which may be used as FMSTR\_SERIAL\_DRV. For example:

• **FMSTR\_SERIAL\_DREG\_UART** - demonstrates the low-level interface implemented without the MCUXpresso SDK and using direct access to peripheral registers.

### FMSTR\_SERIAL\_BASE

#define FMSTR\_SERIAL\_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

**Description** Specify the base address of the UART, LPUART, USART, or other serial peripheral module to be used for the communication. This value is not defined by default. User application should call FMSTR\_SetSerialBaseAddress() to select the peripheral module.

### FMSTR\_COMM\_BUFFER\_SIZE

#define FMSTR\_COMM\_BUFFER\_SIZE [number]

Value Type 0 or a value in range 32...255

**Description** Specify the size of the communication buffer to be allocated by the driver. Default value, which suits all driver features, is used when this option is defined as 0.

### FMSTR\_COMM\_RQUEUE\_SIZE

#define FMSTR\_COMM\_RQUEUE\_SIZE [number]

Value Type Value in range 0...255

**Description** Specify the size of the FIFO receiver queue used to quickly receive and store characters in the FMSTR\_SHORT\_INTR interrupt mode. The default value is 32 B.

### FMSTR\_SERIAL\_SINGLEWIRE

#define FMSTR\_SERIAL\_SINGLEWIRE [0|1]

Value Type Boolean 0 or 1.

**Description** Set to non-zero to enable the "True" single-wire mode which uses a single MCU pin to communicate. The low-level driver enables the pin direction switching when the MCU peripheral supports it.

**CAN Bus transport** This section describes configuration parameters used when CAN transport is used:

#define FMSTR\_TRANSPORT FMSTR\_CAN

**FMSTR\_CAN\_DRV** Select what low-level driver interface will be used when implementing the CAN communication.

#define FMSTR\_CAN\_DRV [identifier]

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing CAN driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/can implementation*):

- FMSTR\_CAN\_MCUX\_FLEXCAN FlexCAN driver
- FMSTR\_CAN\_MCUX\_MCAN MCAN driver
- FMSTR\_CAN\_MCUX\_MSCAN msCAN driver
- FMSTR\_CAN\_MCUX\_DSCFLEXCAN DSC FlexCAN driver
- FMSTR\_CAN\_MCUX\_DSCMSCAN DSC msCAN driver

Other SDKs or BSPs may define the custom low-level driver interface structure which may be used as FMSTR\_CAN\_DRV.

FMSTR\_CAN\_BASE

#define FMSTR\_CAN\_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

### FMSTR\_CAN\_CMDID

#define FMSTR\_CAN\_CMDID [number]

Value Type CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for FreeMASTER commands (direction from PC Host tool to target application). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Default value is 0x7AA.

### FMSTR\_CAN\_RSPID

#define FMSTR\_CAN\_RSPID [number]

Value Type CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for responding messages (direction from target application to PC Host tool). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Note that both *CMDID* and *RSPID* values may be the same. Default value is 0x7AA.

### FMSTR\_FLEXCAN\_TXMB

#define FMSTR\_FLEXCAN\_TXMB [number]

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame transmission. Default value is 0.

### FMSTR\_FLEXCAN\_RXMB

#define FMSTR\_FLEXCAN\_RXMB [number]

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame reception. Note that the FreeMASTER driver may also operate with a common message buffer used by both TX and RX directions. Default value is 1.

**Network transport** This section describes configuration parameters used when Network transport is used:

#define FMSTR\_TRANSPORT FMSTR\_NET

FMSTR\_NET\_DRV Select network interface implementation.

#define FMSTR\_NET\_DRV [identifier]

**Value Type** Identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing NET driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see /drivers/mcuxsdk/network implementation):

- FMSTR\_NET\_LWIP\_TCP TCP communication using lwIP stack
- FMSTR\_NET\_LWIP\_UDP UDP communication using lwIP stack
- FMSTR\_NET\_SEGGER\_RTT Communication using SEGGER J-Link RTT interface

Other SDKs or BSPs may define the custom networking interface which may be used as FM-STR\_CAN\_DRV.

Add another row below:

### FMSTR\_NET\_PORT

#define FMSTR\_NET\_PORT [number]

Value Type TCP or UDP port number (short integer)

**Description** Specifies the server port number used by TCP or UDP protocols.

### FMSTR\_NET\_BLOCKING\_TIMEOUT

#define FMSTR\_NET\_BLOCKING\_TIMEOUT [number]

Value Type Timeout as number of milliseconds

**Description** This value specifies a timeout in milliseconds for which the network socket operations may block the execution inside *FMSTR\_Poll*. This may be set high (e.g. 250) when a dedicated RTOS task is used to handle FreeMASTER protocol polling. Set to a lower value when the polling task is also responsible for other operations. Set to 0 to attempt to use non-blocking socket operations.

### FMSTR\_NET\_AUTODISCOVERY

#define FMSTR\_NET\_AUTODISCOVERY [0|1]

Value Type Boolean 0 or 1.

**Description** This option enables the FreeMASTER driver to use a separate UDP socket to broadcast auto-discovery messages to network. This helps the FreeMASTER tool to discover the target device address, port and protocol options.

**Debugging options** 

FMSTR\_DISABLE

#define FMSTR\_DISABLE [0|1]

Value Type boolean (0 or 1)

**Description** Define as non-zero to disable all FreeMASTER features, exclude the driver code from build, and compile all its API functions empty. This may be useful to remove FreeMASTER without modifying any application source code. Default value is 0 (false).

### FMSTR\_DEBUG\_TX

#define FMSTR\_DEBUG\_TX [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to enable the driver to periodically transmit test frames out on the selected communication interface (SCI or CAN). With the debug transmission enabled, it is simpler to detect problems in the baudrate or other communication configuration settings.

The test frames are transmitted until the first valid command frame is received from the PC Host tool. The test frame is a valid error status frame, as defined by the protocol format. On the serial line, the test frame consists of three printable characters (+©W) which are easy to capture using the serial terminal tools.

This feature requires the FMSTR\_Poll() function to be called periodically. Default value is 0 (false).

### FMSTR\_APPLICATION\_STR

#define FMSTR\_APPLICATION\_STR

Value Type String.

**Description** Name of the application visible in FreeMASTER host application.

**Memory access** 

### FMSTR\_USE\_READMEM

#define FMSTR\_USE\_READMEM [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Read command and enable FreeMASTER to have read access to memory and variables. The access can be further restricted by using a TSA feature. Default value is 1 (true).

### FMSTR\_USE\_WRITEMEM

#define FMSTR\_USE\_WRITEMEM [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Write command. The default value is 1 (true).

Oscilloscope options

### FMSTR\_USE\_SCOPE

#define FMSTR\_USE\_SCOPE [number]

Value Type Integer number.

**Description** Number of Oscilloscope instances to be supported. Set to 0 to disable the Oscilloscope feature. Default value is 0.

### FMSTR\_MAX\_SCOPE\_VARS

#define FMSTR\_MAX\_SCOPE\_VARS [number]

Value Type Integer number larger than 2.

**Description** Number of variables to be supported by each Oscilloscope instance. Default value is 8.

### **Recorder options**

### FMSTR\_USE\_RECORDER

 $\# define \ FMSTR\_USE\_RECORDER \ [number]$ 

### Value Type Integer number.

**Description** Number of Recorder instances to be supported. Set to 0 to disable the Recorder feature. Default value is 0.

### FMSTR\_REC\_BUFF\_SIZE

#define FMSTR\_REC\_BUFF\_SIZE [number]

**Value Type** Integer number larger than 2.

**Description** Defines the size of the memory buffer used by the Recorder instance #0. Default: not defined, user shall call 'FMSTR\_RecorderCreate()" API function to specify this parameter in run time.

### FMSTR\_REC\_TIMEBASE

#define FMSTR\_REC\_TIMEBASE [time specification]

Value Type Number (nanoseconds time).

**Description** Defines the base sampling rate in nanoseconds (sampling speed) Recorder instance #0.

Use one of the following macros:

- FMSTR\_REC\_BASE\_SECONDS(x)
- FMSTR\_REC\_BASE\_MILLISEC(x)
- FMSTR\_REC\_BASE\_MICROSEC(x)
- FMSTR\_REC\_BASE\_NANOSEC(x)

Default: not defined, user shall call 'FMSTR\_RecorderCreate()" API function to specify this parameter in run time.

### FMSTR\_REC\_FLOAT\_TRIG

 $\# define \ FMSTR\_REC\_FLOAT\_TRIG \ [0|1]$ 

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the floating-point triggering. Be aware that floating-point triggering may grow the code size by linking the floating-point standard library. Default value is 0 (false).

### **Application Commands options**

### FMSTR\_USE\_APPCMD

#define FMSTR\_USE\_APPCMD [0|1]

Value Type Boolean 0 or 1.

**Description** Define as non-zero to implement the Application Commands feature. Default value is 0 (false).

### FMSTR\_APPCMD\_BUFF\_SIZE

#define FMSTR\_APPCMD\_BUFF\_SIZE [size]

Value Type Numeric buffer size in range 1..255

**Description** The size of the Application Command data buffer allocated by the driver. The buffer stores the (optional) parameters of the Application Command which waits to be processed.

### FMSTR\_MAX\_APPCMD\_CALLS

#define FMSTR\_MAX\_APPCMD\_CALLS [number]

Value Type Number in range 0..255

 $\label{eq:Description} \begin{array}{ll} \mbox{The number of different Application Commands that can be assigned a callback handler function using $FMSTR_RegisterAppCmdCall()$. Default value is 0$. \\ \end{array}$ 

### **TSA options**

### FMSTR\_USE\_TSA

#define FMSTR\_USE\_TSA [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the FreeMASTER TSA feature to be used. With this option enabled, the TSA tables defined in the applications are made available to the FreeMASTER host tool. Default value is 0 (false).

### FMSTR\_USE\_TSA\_SAFETY

#define FMSTR\_USE\_TSA\_SAFETY [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the memory access validation in the FreeMASTER driver. With this option, the host tool is not able to access the memory which is not described by at least one TSA descriptor. Also a write access is denied for objects defined as read-only in TSA tables. Default value is 0 (false).

### FMSTR\_USE\_TSA\_INROM

#define FMSTR\_USE\_TSA\_INROM [0|1]

Value Type Boolean 0 or 1.

**Description** Declare all TSA descriptors as *const*, which enables the linker to put the data into the flash memory. The actual result depends on linker settings or the linker commands used in the project. Default value is 0 (false).

### FMSTR\_USE\_TSA\_DYNAMIC

#define FMSTR\_USE\_TSA\_DYNAMIC [0|1]

Value Type Boolean 0 or 1.

**Description** Enable runtime-defined TSA entries to be added to the TSA table by the FM-STR\_SetUpTsaBuff() and FMSTR\_TsaAddVar() functions. Default value is 0 (false).

**Pipes options** 

### FMSTR\_USE\_PIPES

#define FMSTR\_USE\_PIPES [0|1]

Value Type Boolean 0 or 1.

**Description** Enable the FreeMASTER Pipes feature to be used. Default value is 0 (false).

### FMSTR\_MAX\_PIPES\_COUNT

#define FMSTR\_MAX\_PIPES\_COUNT [number]

Value Type Number in range 1..63.

**Description** The number of simultaneous pipe connections to support. The default value is 1.

**Driver interrupt modes** To implement the communication, the FreeMASTER driver handles the Serial or CAN module's receive and transmit requests. Use the *freemaster\_cfg.h* configuration file to select whether the driver processes the communication automatically in the interrupt service routine handler or if it only polls the status of the module (typically during the application idle time).

This section describes each of the interrupt mode in more details.

### **Completely Interrupt-Driven operation** Activated using:

#define FMSTR\_LONG\_INTR 1

In this mode, both the communication and the FreeMASTER protocol decoding is done in the *FMSTR\_SerialIsr, FMSTR\_CanIsr*, or other interrupt service routine. Because the protocol execution may be a lengthy task (especially with the TSA-Safety enabled) it is recommended to use this mode only if the interrupt prioritization scheme is possible in the application and the FreeMAS-TER interrupt is assigned to a lower (the lowest) priority.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the FMSTR\_SerialIsr or FM-STR\_CanIsr functions from that handler.

### Mixed Interrupt and Polling Modes Activated using:

### #define FMSTR\_SHORT\_INTR 1

In this mode, the communication processing time is split between the interrupt routine and the main application loop or task. The raw communication is handled by the *FMSTR\_SerialIsr, FM-STR\_CanIsr*, or other interrupt service routine, while the protocol decoding and execution is handled by the *FMSTR\_Poll* routine. Call *FMSTR\_Poll* during the idle time in the application main loop.

The interrupt processing in this mode is relatively fast and deterministic. Upon a serial-receive event, the received character is only placed into a FIFO-like queue and it is not further processed. Upon a CAN receive event, the received frame is stored into a receive buffer. When transmitting, the characters are fetched from the prepared transmit buffer.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the *FMSTR\_SerialIsr* or *FM-STR\_CanIsr* functions from that handler.

When the serial interface is used as the serial communication interface, ensure that the *FM*-*STR\_Poll* function is called at least once per *N* character time periods. *N* is the length of the FreeMASTER FIFO queue (*FMSTR\_COMM\_RQUEUE\_SIZE*) and the character time is the time needed to transmit or receive a single byte over the SCI line.

### **Completely Poll-driven**

#define FMSTR\_POLL\_DRIVEN 1

In this mode, both the communication and the FreeMASTER protocol decoding are done in the *FMSTR\_Poll* routine. No interrupts are needed and the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, and similar handlers compile to an empty code.

When using this mode, ensure that the *FMSTR\_Poll* function is called by the application at least once per the serial "character time" which is the time needed to transmit or receive a single character.

In the latter two modes (*FMSTR\_SHORT\_INTR* and *FMSTR\_POLL\_DRIVEN*), the protocol handling takes place in the FMSTR\_Poll routine. An application interrupt can occur in the middle of the
Read Memory or Write Memory commands' execution and corrupt the variable being accessed by the FreeMASTER driver. In these two modes, some issues or glitches may occur when using FreeMASTER to visualize or monitor volatile variables modified in interrupt servicing code.

The same issue may appear even in the full interrupt mode (FMSTR\_LONG\_INTR), if volatile variables are modified in the interrupt code with a priority higher than the priority of the communication interrupt.

**Data types** Simple portability was one of the main requirements when writing the FreeMAS-TER driver. This is why the driver code uses the privately-declared data types and the vast majority of the platform-dependent code is separated in the platform-dependent source files. The data types used in the driver API are all defined in the platform-specific header file.

To prevent name conflicts with the symbols used in the application, all data types, macros, and functions have the FMSTR\_prefix. The only global variables used in the driver are the transport and low-level API structures exported from the driver-implementation layer to upper layers. Other than that, all private variables are declared as static and named using the fmstr\_prefix.

**Communication interface initialization** The FreeMASTER driver does not perform neither the initialization nor the configuration of the peripheral module that it uses to communicate. It is the application startup code responsibility to configure the communication module before the FreeMASTER driver is initialized by the FMSTR\_Init call.

When the Serial communication module is used as the FreeMASTER communication interface, configure the UART receive and transmit pins, the serial communication baud rate, parity (no-parity), the character length (eight bits), and the number of stop bits (one) before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected serial peripheral module. Call the FMSTR\_SerialIsr function from the application handler.

When a CAN module is used as the FreeMASTER communication interface, configure the CAN receive and transmit pins and the CAN module bit rate before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected CAN peripheral module. Call the FMSTR\_CanIsr function from the application handler.

**Note:** It is not necessary to enable or unmask the serial nor the CAN interrupts before initializing the FreeMASTER driver. The driver enables or disables the interrupts and communication lines, as required during runtime.

**FreeMASTER Recorder calls** When using the FreeMASTER Recorder in the application (FM-STR\_USE\_RECORDER > 0), call the FMSTR\_RecorderCreate function early after FMSTR\_Init to set up each recorder instance to be used in the application. Then call the FMSTR\_Recorder function periodically in the code where the data recording should occur. A typical place to call the Recorder routine is at the timer or PWM interrupts, but it can be anywhere else. The example applications provided together with the driver code call the FMSTR\_Recorder in the main application loop.

In applications where FMSTR\_Recorder is called periodically with a constant period, specify the period in the Recorder configuration structure before calling FMSTR\_RecorderCreate. This setting enables the PC Host FreeMASTER tool to display the X-axis of the Recorder graph properly scaled for the time domain.

**Driver usage** Start using or evaluating FreeMASTER by opening some of the example applications available in the driver setup package.

Follow these steps to enable the basic FreeMASTER connectivity in the application:

- Make sure that all \**c* files of the FreeMASTER driver from the *src/common/platforms/[your\_platform]* folder are a part of the project. See *Driver files* for more details.
- Configure the FreeMASTER driver by creating or editing the *freemaster\_cfg.h* file and by saving it into the application project directory. See *Driver configuration* for more details.
- Include the *freemaster.h* file into any application source file that makes the FreeMASTER API calls.
- Initialize the Serial or CAN modules. Set the baud rate, parity, and other parameters of the communication. Do not enable the communication interrupts in the interrupt mask registers.
- For the FMSTR\_LONG\_INTR and FMSTR\_SHORT\_INTR modes, install the applicationspecific interrupt routine and call the FMSTR\_SerialIsr or FMSTR\_CanIsr functions from this handler.
- Call the FMSTR\_Init function early on in the application initialization code.
- Call the FMSTR\_RecorderCreate functions for each Recorder instance to enable the Recorder feature.
- In the main application loop, call the FMSTR\_Poll API function periodically when the application is idle.
- For the FMSTR\_SHORT\_INTR and FMSTR\_LONG\_INTR modes, enable the interrupts globally so that the interrupts can be handled by the CPU.

**Communication troubleshooting** The most common problem that causes communication issues is a wrong baud rate setting or a wrong pin multiplexer setting of the target MCU. When a communication between the PC Host running FreeMASTER and the target MCU cannot be established, try enabling the FMSTR\_DEBUG\_TX option in the *freemaster\_cfg.h* file and call the FM-STR\_Poll function periodically in the main application task loop.

With this feature enabled, the FreeMASTER driver periodically transmits a test frame through the Serial or CAN lines. Use a logic analyzer or an oscilloscope to monitor the signals at the communication pins of the CPU device to examine whether the bit rate and signal polarity are configured properly.

# **Driver API**

This section describes the driver Application Programmers' Interface (API) needed to initialize and use the FreeMASTER serial communication driver.

**Control API** There are three key functions to initialize and use the driver.

# FMSTR\_Init

#### Prototype

FMSTR\_BOOL FMSTR\_Init(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_protocol.c*

**Description** This function initializes the internal variables of the FreeMASTER driver and enables the communication interface. This function does not change the configuration of the selected communication module. The hardware module must be initialized before the *FMSTR\_Init* function is called.

A call to this function must occur before calling any other FreeMASTER driver API functions.

#### FMSTR\_Poll

#### Prototype

void FMSTR\_Poll(void);

- Declaration: freemaster.h
- Implementation: *freemaster\_protocol.c*

**Description** In the poll-driven or short interrupt modes, this function handles the protocol decoding and execution (see *Driver interrupt modes*). In the poll-driven mode, this function also handles the communication interface with the PC. Typically, the *FMSTR\_Poll* function is called during the "idle" time in the main application task loop.

To prevent the receive data overflow (loss) on a serial interface, make sure that the FMSTR\_Poll function is called at least once per the time calculated as:

N \* Tchar

where:

- *N* is equal to the length of the receive FIFO queue (configured by the FM-STR\_COMM\_RQUEUE\_SIZE macro). *N* is 1 for the poll-driven mode.
- *Tchar* is the character time, which is the time needed to transmit or receive a single byte over the SCI line.

**Note:** In the long interrupt mode, this function typically compiles as an empty function and can still be called. It is worthwhile to call this function regardless of the interrupt mode used in the application. This approach enables a convenient switching between the different interrupt modes only by changing the configuration macros in the *freemaster\_cfg.h* file.

#### FMSTR\_SerialIsr / FMSTR\_CanIsr

#### Prototype

void FMSTR\_SerialIsr(void); void FMSTR\_CanIsr(void);

- Declaration: freemaster.h
- Implementation: *hw-specific low-level driver C file*

**Description** This function contains the interrupt-processing code of the FreeMASTER driver. In long or short interrupt modes (see *Driver interrupt modes*), this function must be called from the application interrupt service routine registered for the communication interrupt vector. On platforms where the communication module uses multiple interrupt vectors, the application should register a handler for all vectors and call this function at each interrupt.

**Note:** In a poll-driven mode, this function is compiled as an empty function and does not have to be used.

# **Recorder API**

# FMSTR\_RecorderCreate

# Prototype

FMSTR\_BOOL FMSTR\_RecorderCreate(FMSTR\_INDEX recIndex, FMSTR\_REC\_BUFF\* buffCfg);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_rec.c*

**Description** This function registers a recorder instance and enables it to be used by the PC Host tool. Call this function for all recorder instances from 0 to the maximum number defined by the FMSTR\_USE\_RECORDER configuration option (minus one). An exception to this requirement is the recorder of instance 0 which may be automatically configured by FM-STR\_Init when the *freemaster\_cfg.h* configuration file defines the *FMSTR\_REC\_BUFF\_SIZE* and *FMSTR\_REC\_TIMEBASE* options.

For more information, see *Configurable items*.

#### FMSTR\_Recorder

#### Prototype

void FMSTR\_Recorder(FMSTR\_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster\_rec.c*

**Description** This function takes a sample of the variables being recorded using the FreeMAS-TER Recorder instance *recIndex*. If the selected Recorder is not active when the *FMSTR\_Recorder* function is being called, the function returns immediately. When the Recorder is active, the values of the variables being recorded are copied into the recorder buffer and the trigger conditions are evaluated.

If a trigger condition is satisfied, the Recorder enters the post-trigger mode, where it counts down the follow-up samples (number of *FMSTR\_Recorder* function calls) and de-activates the Recorder when the required post-trigger samples are finished.

The *FMSTR\_Recorder* function is typically called in the timer or PWM interrupt service routines. This function can also be called in the application main loop (for testing purposes).

#### FMSTR\_RecorderTrigger

#### Prototype

void FMSTR\_RecorderTrigger(FMSTR\_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster\_rec.c*

**Description** This function forces the Recorder trigger condition to happen, which causes the Recorder to be automatically deactivated after the post-trigger samples are sampled. Use this function in the application code for programmatic control over the Recorder triggering. This can be useful when a more complex triggering conditions need to be used.

**Fast Recorder API** The Fast Recorder feature is not available in the FreeMASTER driver version 3. This feature was heavily dependent on the target platform and it was only available for the 56F8xxxx DSCs.

**TSA Tables** When the TSA is enabled in the FreeMASTER driver configuration file (by setting the FMSTR\_USE\_TSA macro to a non-zero value), it defines the so-called TSA tables in the application. This section describes the macros that must to be used to define the TSA tables.

There can be any number of TSA tables spread across the application source files. There must be always exactly one TSA Table List defined, which informs the FreeMASTER driver about the active TSA tables.

When there is at least one TSA table and one TSA Table List defined in the application, the TSA information automatically appears in the FreeMASTER symbols list. The symbols can then be used to create FreeMASTER variables for visualization or control.

**TSA table definition** The TSA table describes the static or global variables together with their address, size, type, and access-protection information. If the TSA-described variables are of a structure type, the TSA table may also describe this type and provide an access to the individual structure members of the variable.

The TSA table definition begins with the FMSTR\_TSA\_TABLE\_BEGIN macro with a *table\_id* identifying the table. The *table\_id* shall be a valid C-langiage symbol.

 $FMSTR\_TSA\_TABLE\_BEGIN(table\_id)$ 

After this opening macro, the TSA descriptors are placed using these macros:

```
/* Adding variable descriptors */
FMSTR_TSA_RW_VAR(name, type) /* read/write variable entry */
FMSTR_TSA_RO_VAR(name, type) /* read-only variable entry */
/* Description of complex data types */
FMSTR_TSA_STRUCT(struct_name) /* structure or union type entry */
FMSTR_TSA_MEMBER(struct_name, member_name, type) /* structure member entry */
/* Memory blocks */
FMSTR_TSA_RW_MEM(name, type, address, size) /* read/write memory block */
FMSTR_TSA_RO_MEM(name, type, address, size) /* read-only memory block */
```

The table is closed using the FMSTR\_TSA\_TABLE\_END macro:

FMSTR\_TSA\_TABLE\_END()

**TSA descriptor parameters** The TSA descriptor macros accept these parameters:

- *name* variable name. The variable must be defined before the TSA descriptor references it.
- *type* variable or member type. Only one of the pre-defined type constants may be used (see below).
- *struct\_name* structure type name. The type must be defined (typedef) before the TSA descriptor references it.

• *member\_name* — structure member name.

**Note:** The structure member descriptors (FMSTR\_TSA\_MEMBER) must immediately follow the parent structure descriptor (FMSTR\_TSA\_STRUCT) in the table.

**Note:** To write-protect the variables in the FreeMASTER driver (FMSTR\_TSA\_RO\_VAR), enable the TSA-Safety feature in the configuration file.

**TSA variable types** The table lists *type* identifiers which can be used in TSA descriptors:

Constant	Description
FMSTR_TSA_UINTn	Unsigned integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_SINTn	Signed integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_FRACn	Fractional number of size <i>n</i> bits (n=16,32,64).
FMSTR_TSA_FRAC_Q( <i>m</i> , <i>n</i> )	Signed fractional number in general Q form (m+n+1 total bits)
FMSTR_TSA_FRAC_UQ( <i>m</i> , <i>n</i> )	Unsigned fractional number in general UQ form (m+n total bits)
FMSTR_TSA_FLOAT	4-byte standard IEEE floating-point type
FMSTR_TSA_DOUBLE	8-byte standard IEEE floating-point type
FMSTR_TSA_POINTER	Generic pointer type defined (platform-specific 16 or 32 bit)
FM- STR_TSA_USERTYPE(name)	Structure or union type declared with FMSTR_TSA_STRUCT record

**TSA table list** There shall be exactly one TSA Table List in the application. The list contains one entry for each TSA table defined anywhere in the application.

The TSA Table List begins with the FMSTR\_TSA\_TABLE\_LIST\_BEGIN macro and continues with the TSA table entries for each table.

FMSTR\_TSA\_TABLE\_LIST\_BEGIN()

FMSTR\_TSA\_TABLE(table\_id) FMSTR\_TSA\_TABLE(table\_id2) FMSTR\_TSA\_TABLE(table\_id3)

The list is closed with the FMSTR\_TSA\_TABLE\_LIST\_END macro:

FMSTR\_TSA\_TABLE\_LIST\_END()

**TSA Active Content entries** FreeMASTER v2.0 and higher supports TSA Active Content, enabling the TSA tables to describe the memory-mapped files, virtual directories, and URL hyperlinks. FreeMASTER can access such objects similarly to accessing the files and folders on the local hard drive.

With this set of TSA entries, the FreeMASTER pages can be embedded directly into the target MCU flash and accessed by FreeMASTER directly over the communication line. The HTML-coded pages rendered inside the FreeMASTER window can access the TSA Active Content resources using a special URL referencing the *fmstr:* protocol.

This example provides an overview of the supported TSA Active Content entries:

```
FMSTR_TSA_TABLE_BEGIN(files_and_links)
```

```
/* Directory entry applies to all subsequent MEMFILE entries */
FMSTR_TSA_DIRECTORY("/text_files") /* entering a new virtual directory */
```

(continues on next page)

(continued from previous page)

/\* The readme.txt file will be accessible at the fmstr://text\_files/readme.txt URL \*/ FMSTR\_TSA\_MEMFILE("readme.txt", readme\_txt, sizeof(readme\_txt)) /\* memory-mapped file \*/

/\* Files can also be specified with a full path so the DIRECTORY entry does not apply \*/ FMSTR\_TSA\_MEMFILE("/index.htm", index, sizeof(index)) /\* memory-mapped file \*/ FMSTR\_TSA\_MEMFILE("/prj/demo.pmp", demo\_pmp, sizeof(demo\_pmp)) /\* memory-mapped file \*/

/\* Hyperlinks can point to a local MEMFILE object or to the Internet \*/ FMSTR\_TSA\_HREF("Board's Built-in Welcome Page", "/index.htm") FMSTR\_TSA\_HREF("FreeMASTER Home Page", "http://www.nxp.com/freemaster")

/\* Project file links simplify opening the projects from any URLs \*/
FMSTR\_TSA\_PROJECT("Demonstration Project (embedded)", "/prj/demo.pmp")
FMSTR\_TSA\_PROJECT("Full Project (online)", "http://mycompany.com/prj/demo.pmp")

FMSTR\_TSA\_TABLE\_END()

#### TSA API

#### FMSTR\_SetUpTsaBuff

#### Prototype

FMSTR\_BOOL FMSTR\_SetUpTsaBuff(FMSTR\_ADDR buffAddr, FMSTR\_SIZE buffSize);

- Declaration: freemaster.h
- Implementation: *freemaster\_tsa.c*

#### Arguments

- *buffAddr* [in] address of the memory buffer for the dynamic TSA table
- *buffSize* [in] size of the memory buffer which determines the maximum number of TSA entries to be added in the runtime

**Description** This function must be used to assign the RAM memory buffer to the TSA subsystem when FMSTR\_USE\_TSA\_DYNAMIC is enabled. The memory buffer is then used to store the TSA entries added dynamically to the runtime TSA table using the FMSTR\_TsaAddVar function call. The runtime TSA table is processed by the FreeMASTER PC Host tool along with all static tables as soon as the communication port is open.

The size of the memory buffer determines the number of TSA entries that can be added dynamically. Depending on the MCU platform, one TSA entry takes either 8 or 16 bytes.

#### FMSTR\_TsaAddVar

#### Prototype

```
FMSTR_BOOL FMSTR_TsaAddVar(FMSTR_TSATBL_STRPTR tsaName, FMSTR_TSATBL_STRPTR

→ tsaType,

FMSTR_TSATBL_VOIDPTR varAddr, FMSTR_SIZE32 varSize,

FMSTR_SIZE flags);
```

• Declaration: *freemaster.h* 

• Implementation: *freemaster\_tsa.c* 

# Arguments

- *tsaName* [in] name of the object
- *tsaType* [in] name of the object type
- varAddr [in] address of the object
- varSize [in] size of the object
- *flags* [in] access flags; a combination of these values:
  - *FMSTR\_TSA\_INFO\_RO\_VAR* read-only memory-mapped object (typically a variable)
  - FMSTR\_TSA\_INFO\_RW\_VAR read/write memory-mapped object
  - *FMSTR\_TSA\_INFO\_NON\_VAR* other entry, describing structure types, structure members, enumerations, and other types

**Description** This function can be called only when the dynamic TSA table is enabled by the FMSTR\_USE\_TSA\_DYNAMIC configuration option and when the FMSTR\_SetUpTsaBuff function call is made to assign the dynamic TSA table memory. This function adds an entry into the dynamic TSA table. It can be used to register a read-only or read/write memory object or describe an item of the user-defined type.

See *TSA table definition* for more details about the TSA table entries.

# **Application Commands API**

# FMSTR\_GetAppCmd

#### Prototype

FMSTR\_APPCMD\_CODE FMSTR\_GetAppCmd(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

**Description** This function can be used to detect if there is an Application Command waiting to be processed by the application. If no command is pending, this function returns the FM-STR\_APPCMDRESULT\_NOCMD constant. Otherwise, this function returns the code of the Application Command that must be processed. Use the FMSTR\_AppCmdAck call to acknowledge the Application Command after it is processed and to return the appropriate result code to the host.

The FMSTR\_GetAppCmd function does not report the commands for which a callback handler function exists. If the FMSTR\_GetAppCmd function is called when a callback-registered command is pending (and before it is actually processed by the callback function), this function returns FMSTR\_APPCMDRESULT\_NOCMD.

# FMSTR\_GetAppCmdData

## Prototype

FMSTR\_APPCMD\_PDATA FMSTR\_GetAppCmdData(FMSTR\_SIZE\* dataLen);

- Declaration: freemaster.h
- Implementation: *freemaster\_appcmd.c*

### Arguments

• *dataLen* [out] - pointer to the variable that receives the length of the data available in the buffer. It can be NULL when this information is not needed.

**Description** This function can be used to retrieve the Application Command data when the application determines that an Application Command is pending (see *FMSTR\_GetAppCmd*).

There is just a single buffer to hold the Application Command data (the buffer length is FM-STR\_APPCMD\_BUFF\_SIZE bytes). If the data are to be used in the application after the command is processed by the FMSTR\_AppCmdAck call, copy the data out to a private buffer.

### FMSTR\_AppCmdAck

### Prototype

void FMSTR\_AppCmdAck(FMSTR\_APPCMD\_RESULT resultCode);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

• *resultCode* [in] - the result code which is to be returned to FreeMASTER

**Description** This function is used when the Application Command processing finishes in the application. The resultCode passed to this function is returned back to the host and the driver is re-initialized to expect the next Application Command.

After this function is called and before the next Application Command arrives, the return value of the FMSTR\_GetAppCmd function is FMSTR\_APPCMDRESULT\_NOCMD.

#### FMSTR\_AppCmdSetResponseData

#### Prototype

 $void\ FMSTR\_AppCmdSetResponseData(FMSTR\_ADDR\ resultDataAddr,\ FMSTR\_SIZE\ resultDataLen);$ 

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

### Arguments

- *resultDataAddr* [in] pointer to the data buffer that is to be copied to the Application Command data buffer
- *resultDataLen* [in] length of the data to be copied. It must not exceed the FM-STR\_APPCMD\_BUFF\_SIZE value.

**Description** This function can be used before the Application Command processing finishes, when there are data to be returned back to the PC.

The response data buffer is copied into the Application Command data buffer, from where it is accessed when the host requires it. Do not use FMSTR\_GetAppCmdData and the data buffer after FMSTR\_AppCmdSetResponseData is called.

**Note:** The current version of FreeMASTER does not support the Application Command response data.

### FMSTR\_RegisterAppCmdCall

#### Prototype

FMSTR\_BOOL FMSTR\_RegisterAppCmdCall(FMSTR\_APPCMD\_CODE appCmdCode, FMSTR\_  $\Rightarrow$  PAPPCMDFUNC callbackFunc);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

- appCmdCode [in] the Application Command code for which the callback is to be registered
- *callbackFunc* [in] pointer to the callback function that is to be registered. Use NULL to unregister a callback registered previously with this Application Command.

**Return value** This function returns a non-zero value when the callback function was successfully registered or unregistered. It can return zero when trying to register a callback function for more than FMSTR\_MAX\_APPCMD\_CALLS different Application Commands.

**Description** This function can be used to register the given function as a callback handler for the Application Command. The Application Command is identified using single-byte code. The callback function is invoked automatically by the FreeMASTER driver when the protocol decoder obtains a request to get the application command result code.

The prototype of the callback function is

FMSTR\_APPCMD\_RESULT HandlerFunction(FMSTR\_APPCMD\_CODE nAppcmd, FMSTR\_APPCMD\_PDATA pData, FMSTR\_SIZE nDataLen);

Where:

- nAppcmd -Application Command code
- *pData*—points to the Application Command data received (if any)
- *nDataLen*—information about the Application Command data length

The return value of the callback function is used as the Application Command Result Code and returned to FreeMASTER.

**Note:** The FMSTR\_MAX\_APPCMD\_CALLS configuration macro defines how many different Application Commands may be handled by a callback function. When FMSTR\_MAX\_APPCMD\_CALLS is undefined or defined as zero, the FMSTR\_RegisterAppCmdCall function always fails.

## **Pipes API**

### FMSTR\_PipeOpen

#### Prototype

```
FMSTR_HPIPE FMSTR_PipeOpen(FMSTR_PIPE_PORT pipePort, FMSTR_PPIPEFUNC pipeCallback,
```

FMSTR\_ADDR pipeRxBuff, FMSTR\_PIPE\_SIZE pipeRxSize, FMSTR\_ADDR pipeTxBuff, FMSTR\_PIPE\_SIZE pipeTxSize, FMSTR\_U8 type, const FMSTR\_CHAR \*name);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

- pipePort [in] port number that identifies the pipe for the client
- *pipeCallback* [in] pointer to the callback function that is called whenever a pipe data status changes
- pipeRxBuff [in] address of the receive memory buffer
- pipeRxSize [in] size of the receive memory buffer
- *pipeTxBuff* [in] address of the transmit memory buffer
- *pipeTxSize* [in] size of the transmit memory buffer
- *type* [in] a combination of FMSTR\_PIPE\_MODE\_xxx and FMSTR\_PIPE\_SIZE\_xxx constants describing primary pipe data format and usage. This type helps FreeMASTER decide how to access the pipe by default. Optional, use 0 when undetermined.
- *name* [in] user name of the pipe port. This name is visible to the FreeMASTER user when creating the graphical pipe interface.

**Description** This function initializes a new pipe and makes it ready to accept or send the data to the PC Host client. The receive memory buffer is used to store the received data before they are read out by the FMSTR\_PipeRead call. When this buffer gets full, the PC Host client denies the data transmission into this pipe until there is enough free space again. The transmit memory buffer is used to store the data transmitted by the application to the PC Host client using the FMSTR\_PipeWrite call. The transmit buffer can get full when the PC Host is disconnected or when it is slow in receiving and reading out the pipe data.

The function returns the pipe handle which must be stored and used in the subsequent calls to manage the pipe object.

The callback function (if specified) is called whenever new data are received through the pipe and available for reading. This callback is also called when the data waiting in the transmit buffer are successfully pushed to the PC Host and the transmit buffer free space increases. The prototype of the callback function provided by the user application must be as follows. The *PipeHandler* name is only a placeholder and must be defined by the application. void PipeHandler(FMSTR\_HPIPE pipeHandle);

### FMSTR\_PipeClose

#### Prototype

void FMSTR\_PipeClose(FMSTR\_HPIPE pipeHandle);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

• pipeHandle [in] - pipe handle returned from the FMSTR\_PipeOpen function call

**Description** This function de-initializes the pipe object. No data can be received or sent on the pipe after this call.

### FMSTR\_PipeWrite

#### Prototype

FMSTR\_PIPE\_SIZE FMSTR\_PipeWrite(FMSTR\_HPIPE pipeHandle, FMSTR\_ADDR pipeData, FMSTR\_PIPE\_SIZE pipeDataLen, FMSTR\_PIPE\_SIZE writeGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

#### Arguments

- pipeHandle [in] pipe handle returned from the FMSTR\_PipeOpen function call
- pipeData [in] address of the data to be written
- *pipeDataLen* [in] length of the data to be written
- writeGranularity [in] size of the minimum unit of data which is to be written

**Description** This function puts the user-specified data into the pipe's transmit memory buffer and schedules it for transmission. This function returns the number of bytes that were successfully written into the buffer. This number may be smaller than the number of the requested bytes if there is not enough free space in the transmit buffer.

The *writeGranularity* argument can be used to split the data into smaller chunks, each of the size given by the *writeGranularity* value. The FMSTR\_PipeWrite function writes as many data chunks as possible into the transmit buffer and does not attempt to write an incomplete chunk. This feature can prove to be useful to avoid the intermediate caching when writing an array of integer values or other multi-byte data items. When making the nGranularity value equal to the nLength value, all data are considered as one chunk which is either written successfully as a whole or not at all. The nGranularity value of 0 or 1 disables the data-chunk approach.

#### FMSTR\_PipeRead

## Prototype

FMSTR\_PIPE\_SIZE FMSTR\_PipeRead(FMSTR\_HPIPE pipeHandle, FMSTR\_ADDR pipeData, FMSTR\_PIPE\_SIZE pipeDataLen, FMSTR\_PIPE\_SIZE readGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

### Arguments

- *pipeHandle* [in] pipe handle returned from the FMSTR\_PipeOpen function call
- pipeData [in] address of the data buffer to be filled with the received data
- *pipeDataLen* [in] length of the data to be read
- *readGranularity* [in] size of the minimum unit of data which is to be read

**Description** This function copies the data received from the pipe from its receive buffer to the user buffer for further processing. The function returns the number of bytes that were successfully copied to the buffer. This number may be smaller than the number of the requested bytes if there is not enough data bytes available in the receive buffer.

The readGranularity argument can be used to copy the data in larger chunks in the same way as described in the FMSTR\_PipeWrite function.

**API data types** This section describes the data types used in the FreeMASTER driver. The information provided here can be useful when modifying or porting the FreeMASTER Communication Driver to new NXP platforms.

**Note:** The licensing conditions prohibit use of FreeMASTER and the FreeMASTER Communication Driver with non-NXP MPU or MCU products.

**Public common types** The table below describes the public data types used in the FreeMASTER driver API calls. The data types are declared in the *freemaster.h* header file.

Type name	Description
FM-	Data type used to hold the memory address. On most platforms, this is normally
STR_ADDR	a C-pointer, but it may also be a pure integer type.
For exam-	
ple, this	
type is	
defined as long inte-	
ger on the	
56F8xxx	
platform	
where	
the 24-bit	
addresses	
must be	
supported, but the	
C-pointer	
may be	
only 16	
bits wide	
in some	
compiler	
configura-	
tions. <i>FM</i> -	Data type used to hold the memory block size.
STR_SIZE	Data type used to note the memory block size.
It is re-	
quired	
that this	
type is un-	
signed and	
at least 16 bits wide	
integer.	
FM-	Data type used as a general boolean type.
STR_BOOL	
This type	
is used only in	
zero/non-	
zero con-	
ditions in	
the driver	
code.	Determine the held the Annil's disc Constant in the
FM-	Data type used to hold the Application Command code.
<i>STR_APPCM.</i> Generally,	
this is an	
unsigned	
8-bit value.	
FM-	Data type used to create the Application Command data buffer.
STR_APPCM.	
Generally, this is an	
unsigned	
8-bit value.	
FM-	Data type used to hold the Application Command result code.
STR_APPCM	
<sup>3</sup> Generally,	Chapter 5. Miduleware
this is an unsigned	
8-bit value.	

**Public TSA types** The table describes the TSA-specific public data types. These types are declared in the *freemaster\_tsa.h* header file, which is included in the user application indirectly by the *freemaster.h* file.

FM-	Data type used to hold a descriptor index in the TSA table or a table index in the
STR_TSA_TII	list of TSA tables.
By default,	
this is	
defined	
as FM-	
STR_SIZE.	
FM-	Data type used to hold a memory block size, as used in the TSA descriptors.
$STR_TSA_TSL$	
By default,	
this is	
defined	
as FM-	
STR_SIZE.	

**Public Pipes types** The table describes the data types used by the FreeMASTER Pipes API:

FM- STR_HPIPE	Pipe handle that identifies the open-pipe object.
Generally, this is a	
pointer to a void	
type.	
FM- STR_PIPE_P(	Integer type required to hold at least 7 bits of data.
Generally, this is an	
unsigned	
8-bit or 16-bit type.	
FM-	Integer type required to hold at least 16 bits of data.
<i>STR_PIPE_SI</i> This is	
used to	
store the	
data buffer sizes.	
<i>FM</i> -	Pointer to the pipe handler function.
STR_PPIPEF	
See FM-	
<i>STR_PipeOpe</i> for more	n
details.	

**Internal types** The table describes the data types used internally by the FreeMASTER driver. The data types are declared in the platform-specific header file and they are not available in the application code.

FMSTR_U8	The smallest memory entity.
On the vast	
majority of	
platforms,	
this is an	
unsigned 8-bit inte-	
ger.	
On the	
56F8xx	
DSP plat-	
form, this	
is defined	
as an un- signed	
16-bit inte-	
ger.	
FM-	Unsigned 16-bit integer.
STR_U16	
FM- STR_U32	Unsigned 32-bit integer.
FMSTR_S8	Signed 8-bit integer.
FM-	Signed 16-bit integer.
STR_S16	
FM-	Signed 32-bit integer.
STR_S32 FM-	A byte standard IFFF floating point type
STR_FLOAT	4-byte standard IEEE floating-point type.
FM-	Data type forming a union with a structure of flag bit-fields.
STR_FLAGS	
FM-	Data type holding a general size value, at least 8 bits wide.
STR_SIZE8	Conoral for loop index. Must be signed at least 16 bits wide
FM- STR INDEX	General for-loop index. Must be signed, at least 16 bits wide.
FM-	A single character in the communication buffer.
STR_BCHR	0
Typically,	
this is	
an 8-bit unsigned	
integer,	
except for	
the DSP	
platforms	
where it	
is a 16-bit	
integer. <i>FM-</i>	A pointer to the communication buffer (an array of FMSTR_BCHR).
STR_BPTR	r pointer to the communication surfer (an array of r morit_berne).

# **Document references**

# Links

• This document online: https://mcuxpresso.nxp.com/mcuxsdk/latest/html/middleware/ freemaster/doc/index.html

- FreeMASTER tool home: www.nxp.com/freemaster
- FreeMASTER community area: community.nxp.com/community/freemaster
- FreeMASTER GitHub code repo: https://github.com/nxp-mcuxpresso/mcux-freemaster
- MCUXpresso SDK home: www.nxp.com/mcuxpresso
- MCUXpresso SDK builder: mcuxpresso.nxp.com/en

# Documents

- FreeMASTER Usage Serial Driver Implementation (document AN4752)
- Integrating FreeMASTER Time Debugging Tool With CodeWarrior For Microcontrollers v10.X Project (document AN4771)
- Flash Driver Library For MC56F847xx And MC56F827xx DSC Family (document AN4860)

**Revision history** This Table summarizes the changes done to this document since the initial release.

Revi-	Date	Description
sion		
1.0	03/2006	Limited initial release
2.0	09/2007	Updated for FreeMASTER version. New Freescale doc- ument template used.
2.1	12/2007	Added description of the new Fast Recorder feature and its API.
2.2	04/2010	Added support for MPC56xx platform, Added new API for use CAN interface.
2.3	04/2011	Added support for Kxx Kinetis platform and MQX oper- ating system.
2.4	06/2011	Serial driver update, adds support for USB CDC inter- face.
2.5	08/2011	Added Packet Driven BDM interface.
2.7	12/2013	Added FLEXCAN32 interface, byte access and isr call- back configuration option.
2.8	06/2014	Removed obsolete license text, see the software pack- age content for up-to-date license.
2.9	03/2015	Update for driver version 1.8.2 and 1.9: FreeMAS- TER Pipes, TSA Active Content, LIN Transport Layer support, DEBUG-TX communication troubleshooting, Kinetis SDK support.
3.0	08/2016	Update for driver version 2.0: Added support for MPC56xx, MPC57xx, KEAxx and S32Kxx platforms. New NXP document template as well as new license agreement used. added MCAN interface. Folders structure at the installation destination was rearranged.
4.0	04/2019	Update for driver released as part of FreeMASTER v3.0 and MCUXpresso SDK 2.6. Updated to match new V4 serial communication protocol and new configuration options. This version of the document removes sub- stantial portion of outdated information related to S08, S12, ColdFire, Power and other legacy platforms.
4.1	04/2020	Minor update for FreeMASTER driver included in MCUXpresso SDK 2.8.
4.2	09/2020	Added example applications description and informa- tion about the MCUXpresso Config Tools. Fixed the pipe-related API description.
4.3	10/2024	Added description of Network and Segger J-Link RTT in- terface configuration. Accompanying the MCUXpresso SDK version 24.12.00.
4.4	04/2025	Added Zephyr-specific information. Accompanying the MCUXpresso SDK version 25.06.00.

# **Chapter 4**

# RTOS

# 4.1 FreeRTOS

# 4.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

# FreeRTOS kernel for MCUXpresso SDK Readme

#### FreeRTOS kernel for MCUXpresso SDK

**Overview** The purpose of this document is to describes the FreeRTOS kernel repo integration into the NXP MCUXpresso Software Development Kit: mcuxsdk. MCUXpresso SDK provides a comprehensive development solutions designed to optimize, ease, and help accelerate embedded system development of applications based on MCUs from NXP. This project involves the FreeRTOS kernel repo fork with:

- cmake and Kconfig support to allow the configuration and build in MCUXpresso SDK ecosystem
- FreeRTOS OS additions, such as FreeRTOS driver wrappers, RTOS ready FatFs file system, and the implementation of FreeRTOS tickless mode

The history of changes in FreeRTOS kernel repo for MCUXpresso SDK are summarized in *CHANGELOG\_mcuxsdk.md* file.

The MCUXpresso SDK framework also contains a set of FreeRTOS examples which show basic FreeRTOS OS features. This makes it easy to start a new FreeRTOS project or begin experimenting with FreeRTOS OS. Selected drivers and middleware are RTOS ready with related FreeRTOS adaptation layer.

**FreeRTOS example applications** The FreeRTOS examples are written to demonstrate basic FreeRTOS features and the interaction between peripheral drivers and the RTOS.

**List of examples** The list of freertos\_examples, their description and availability for individual supported MCUXpresso SDK development boards can be obtained here: https://mcuxpresso.nxp. com/mcuxsdk/latest/html/examples/freertos\_examples/index.html

**Location of examples** The FreeRTOS examples are located in mcuxsdk-examples repository, see the freertos\_examples folder.

Once using MCUXpresso SDK zip packages created via the MCUXpresso SDK Builder the FreeRTOS kernel library and associated freertos\_examples are added into final zip package once FreeRTOS components is selected on the Developer Environment Settings page:

N	K MCUXpresso SDK	Builde	r					
<b>#</b> ⊕ ∓	SDK Dashboard Select Board / Processor Filters		• •		vare) will impact files and examples projects wain / IDE All Toolchains	included in the SDK and Generat	ed Projects	Q
	Examples Toolchains		Name	Ľ	Description arg machine learning (Mr.) midalewale inclu	Jues the tensornow Lite for	Depende (ජ	ncies
급 EXPLC			emWin Fatfs		emWin graphics library FAT File System stack			
X	Application Code Hub	$\checkmark$	FreeMASTER		FreeMASTER communication driver for 32bit	platforms	_	
DOW	NLOADS		FreeRTOS		FreeRTOS Real-time operating system for	microcontrollers from Amazon		
X	MCUXpresso IDE	$\checkmark$	LittleFS		LittleFS filesystem stack			
VSC	MCUXpresso for VS Code	$\checkmark$	llhttp		HTTP parser llhttp			
X	MCUXpresso Secure Provisioning Tool	$\checkmark$	LVGL	Z	LVGL Open Source Graphics Library			
X	MCUXpresso Config Tools		IWIP	Z	Lightweight IP open-source TCP/IP stack			
Đ	Offline data		Mbed Crypto		Mbed Crypto library			
INTER	NAL		mbedTLS		mbedTLS SSL/TLS library		Œ	~

The FreeRTOS examples in MCUXpresso SDK zip packages are located in <MCUXpressoSDK\_install\_dir>/boards/<board\_name>/freertos\_examples/ subfolders.

**Building a FreeRTOS example application** For information how to use the cmake and Kconfig based build and configuration system and how to build freertos\_examples visit: MCUXpresso SDK documentation for Build And Configuration MCUXpresso SDK Getting Start Guide

Tip: To list all FreeRTOS example projects and targets that can be built via the west build command, use this west list\_project command in mcuxsdk workspace:

west list\_project -p examples/freertos\_examples

**FreeRTOS aware debugger plugin** NXP provides FreeRTOS task aware debugger for GDB. The plugin is compatible with Eclipse-based (MCUXpressoIDE) and is available after the installation.

📭 Task L	ist (FreeRTOS) 🔀						🗒 🛈 🗖 E
тсв#	Task Name	Task Handle	Task State	Priority	Stack Usage	Event Object	Runtime
⊳ 1	task_one	0x1fffecc8	Blocked	1 (1)	0 B / 880 B	MyCountingSemaphore (Rx)	0x0 (0.0%)
⊳ 2	task_two	0x1ffff130	Blocked	2 (2)	0 B / 888 B	MyCountingSemaphore (Rx)	0x1 (0.1%)
⊳ 3	IDLE	0x1ffff330	Running	0 (0)	0 B / 296 B		0x3e5 (99.6%)
⊳ 4	Tmr Svc	0x1ffff6b8	Blocked	17 (17)	28 B / 672 B	TmrQ (Rx)	0x3 (0.3%)

#### FreeRTOS kernel for MCUXpresso SDK ChangeLog

**Changelog FreeRTOS kernel for MCUXpresso SDK** All notable changes to this project will be documented in this file.

The format is based on Keep a Changelog, and this project adheres to Semantic Versioning.

# [Unreleased]

## Added

- Kconfig added CONFIG\_FREERTOS\_USE\_CUSTOM\_CONFIG\_FRAGMENT config to optionally include custom FreeRTOSConfig fragment include file FreeRTOSConfig\_frag.h. File must be provided by application.
- Added missing Kconfig option for configUSE\_PICOLIBC\_TLS.
- Add correct header files to build when configUSE\_NEWLIB\_REENTRANT and configUSE\_PICOLIBC\_TLS is selected in config.

#### [11.1.0\_rev0]

• update amazon freertos version

### [11.0.1\_rev0]

• update amazon freertos version

### [10.5.1\_rev0]

• update amazon freertos version

### [10.4.3\_rev1]

- Apply CM33 security fix from 10.4.3-LTS-Patch-2. See rtos\freertos\freertos\_kernel\History.txt
- Apply CM33 security fix from 10.4.3-LTS-Patch-1. See rtos\freertos\freertos\_kernel\History.txt

#### [10.4.3\_rev0]

• update amazon freertos version.

#### [10.4.3\_rev0]

• update amazon freertos version.

#### [9.0.0\_rev3]

- New features:
  - Tickless idle mode support for Cortex-A7. Add fsl\_tickless\_epit.c and fsl\_tickless\_generic.h in portable/IAR/ARM\_CA9 folder.
  - Enabled float context saving in IAR for Cortex-A7. Added configUSE\_TASK\_FPU\_SUPPORT macros. Modified port.c and portmacro.h in portable/IAR/ARM\_CA9 folder.
- Other changes:
  - Transformed ARM\_CM core specific tickless low power support into generic form under freertos/Source/portable/low\_power\_tickless/.

## [9.0.0\_rev2]

- New features:
  - Enabled MCUXpresso thread aware debugging. Add freertos\_tasks\_c\_additions.h and configINCLUDE\_FREERTOS\_TASK\_C\_ADDITIONS\_H and configFR-TOS\_MEMORY\_SCHEME macros.

## [9.0.0\_rev1]

- New features:
  - Enabled -flto optimization in GCC by adding **attribute**((used)) for vTaskSwitchContext.
  - Enabled KDS Task Aware Debugger. Apply FreeRTOS patch to enable configRECORD\_STACK\_HIGH\_ADDRESS macro. Modified files are task.c and FreeRTOS.h.

#### [9.0.0\_rev0]

- New features:
  - Example freertos\_sem\_static.
  - Static allocation support RTOS driver wrappers.
- Other changes:
  - Tickless idle rework. Support for different timers is in separated files (fsl\_tickless\_systick.c, fsl\_tickless\_lptmr.c).
  - Removed configuration option configSYSTICK\_USE\_LOW\_POWER\_TIMER. Low power timer is now selected by linking of apropriate file fsl\_tickless\_lptmr.c.
  - Removed configOVERRIDE\_DEFAULT\_TICK\_CONFIGURATION in RVDS port. Use of attribute((weak)) is the preferred solution. Not same as \_weak!

# [8.2.3]

- New features:
  - Tickless idle mode support.
  - Added template application for Kinetis Expert (KEx) tool (template\_application).
- Other changes:
  - Folder structure reduction. Keep only Kinetis related parts.

#### FreeRTOS kernel Readme

**MCUXpresso SDK: FreeRTOS kernel** This repository is a fork of FreeRTOS kernel (https://github.com/FreeRTOS/FreeRTOS-Kernel)(11.1.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable FreeRTOS kernel repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

For more information about the FreeRTOS kernel repo adoption see README\_mcuxsdk.md: FreeRTOS kernel for MCUXpresso SDK Readme document.

# 💭 CMock Unit Tests 🛛 passing

**Getting started** This repository contains FreeRTOS kernel source/header files and kernel ports only. This repository is referenced as a submodule in FreeRTOS/FreeRTOS repository, which contains pre-configured demo application projects under FreeRTOS/Demo directory.

The easiest way to use FreeRTOS is to start with one of the pre-configured demo application projects. That way you will have the correct FreeRTOS source files included, and the correct include paths configured. Once a demo application is building and executing you can remove the demo application files, and start to add in your own application source files. See the FreeRTOS Kernel Quick Start Guide for detailed instructions and other useful links.

Additionally, for FreeRTOS kernel feature information refer to the Developer Documentation, and API Reference.

Also for contributing and creating a Pull Request please refer to the instructions here.

**Getting help** If you have any questions or need assistance troubleshooting your FreeRTOS project, we have an active community that can help on the FreeRTOS Community Support Forum.

#### **To consume FreeRTOS-Kernel**

**Consume with CMake** If using CMake, it is recommended to use this repository using Fetch-Content. Add the following into your project's main or a subdirectory's CMakeLists.txt:

• Define the source and version/tag you want to use:

```
FetchContent_Declare( freertos_kernel
GIT_REPOSITORY https://github.com/FreeRTOS/FreeRTOS-Kernel.git
GIT_TAG main #Note: Best practice to use specific git-hash or tagged version
)
```

In case you prefer to add it as a git submodule, do:

```
git submodule add https://github.com/FreeRTOS/FreeRTOS-Kernel.git cpath of the submodule pgit submodule update --init
```

• Add a freertos\_config library (typically an INTERFACE library) The following assumes the directory structure:

- include/FreeRTOSConfig.h

add library(freertos config INTERFACE)

```
target_include_directories(freertos_config SYSTEM
INTERFACE
include
)
target_compile_definitions(freertos_config
INTERFACE
projCOVERAGE_TEST=0
)
```

In case you installed FreeRTOS-Kernel as a submodule, you will have to add it as a subdirectory:

add\_subdirectory(\${FREERTOS\_PATH})

- Configure the FreeRTOS-Kernel and make it available
  - this particular example supports a native and cross-compiled build option.

set( FREERTOS\_HEAP "4" CACHE STRING "" FORCE)
# Select the native compile PORT
set( FREERTOS\_PORT "GCC\_POSIX" CACHE STRING "" FORCE)
# Select the cross-compile PORT
if (CMAKE\_CROSSCOMPILING)
set(FREERTOS\_PORT "GCC\_ARM\_CA9" CACHE STRING "" FORCE)
endif()

FetchContent\_MakeAvailable(freertos\_kernel)

• In case of cross compilation, you should also add the following to freertos\_config:

```
target_compile_definitions(freertos_config INTERFACE ${definitions})
target_compile_options(freertos_config INTERFACE ${options})
```

#### **Consuming stand-alone - Cloning this repository** To clone using HTTPS:

 $git\ clone\ https://github.com/FreeRTOS/FreeRTOS-Kernel.git$ 

#### Using SSH:

git clone git@github.com:FreeRTOS/FreeRTOS-Kernel.git

#### **Repository structure**

- The root of this repository contains the three files that are common to every port list.c, queue.c and tasks.c. The kernel is contained within these three files. croutine.c implements the optional co-routine functionality which is normally only used on very memory limited systems.
- The ./portable directory contains the files that are specific to a particular microcontroller and/or compiler. See the readme file in the ./portable directory for more information.
- The ./include directory contains the real time kernel header files.
- The ./template\_configuration directory contains a sample FreeRTOSConfig.h to help jumpstart a new project. See the *FreeRTOSConfig.h* file for instructions.

**Code Formatting** FreeRTOS files are formatted using the "uncrustify" tool. The configuration file used by uncrustify can be found in the FreeRTOS/CI-CD-GitHub-Actions's uncrustify.cfg file.

**Line Endings** File checked into the FreeRTOS-Kernel repository use unix-style LF line endings for the best compatibility with git.

For optimal compatibility with Microsoft Windows tools, it is best to enable the git autocrlf feature. You can enable this setting for the current repository using the following command:

git config core.autocrlf true

**Git History Optimizations** Some commits in this repository perform large refactors which touch many lines and lead to unwanted behavior when using the git blame command. You can configure git to ignore the list of large refactor commits in this repository with the following command:

git config blame.ignoreRevsFile .git-blame-ignore-revs

**Spelling and Formatting** We recommend using Visual Studio Code, commonly referred to as VSCode, when working on the FreeRTOS-Kernel. The FreeRTOS-Kernel also uses cSpell as part of its spelling check. The config file for which can be found at *cspell.config.yaml* There is additionally a cSpell plugin for VSCode that can be used as well. .cSpellWords.txt contains words that are not traditionally found in an English dictionary. It is used by the spellchecker to verify the various jargon, variable names, and other odd words used in the FreeRTOS code base are correct. If your pull request fails to pass the spelling and you believe this is a mistake, then add the word to .cSpellWords.txt. When adding a word please then sort the list, which can be done by running the bash command: sort -u .cSpellWords.txt -o .cSpellWords.txt Note that only the FreeRTOS-Kernel Source Files, *include, portable/MemMang*, and *portable/Common* files are checked for proper spelling, and formatting at this time.

# 4.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

# 4.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

### Readme

**MCUXpresso SDK: backoffAlgorithm Library** This repository is a fork of backoffAlgorithm library (https://github.com/FreeRTOS/backoffalgorithm)(1.3.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable backoffAlgorithm repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**backoffAlgorithm Library** This repository contains the backoffAlgorithm library, a utility library to calculate backoff period using an exponential backoff with jitter algorithm for retrying network operations (like failed network connection with server). This library uses the "Full Jitter" strategy for the exponential backoff with jitter algorithm. More information about the algorithm can be seen in the Exponential Backoff and Jitter AWS blog.

The backoffAlgorithm library is distributed under the MIT Open Source License.

Exponential backoff with jitter is typically used when retrying a failed network connection or operation request with the server. An exponential backoff with jitter helps to mitigate failed network operations with servers, that are caused due to network congestion or high request load on the server, by spreading out retry requests across multiple devices attempting network operations. Besides, in an environment with poor connectivity, a client can get disconnected at any time. A backoff strategy helps the client to conserve battery by not repeatedly attempting reconnections when they are unlikely to succeed.

See memory requirements for this library here.

backoffAlgorithm v1.3.0 source code is part of the FreeRTOS 202210.00 LTS release.

backoffAlgorithm v1.0.0 source code is part of the FreeRTOS 202012.00 LTS release.

# **Reference example** The example below shows how to use the backoffAlgorithm library on a POSIX platform to retry a DNS resolution query for amazon.com.

#include "backoff\_algorithm.h" #include <stdlib.h> #include <string.h> #include <netdb.h> #include <unistd.h> #include <time.h> /\* The maximum number of retries for the example code. \*/ #define RETRY\_MAX\_ATTEMPTS (5U) /\* The maximum back-off delay (in milliseconds) for between retries in the example. \*/ #define RETRY\_MAX\_BACKOFF\_DELAY\_MS (5000U) /\* The base back-off delay (in milliseconds) for retry configuration in the example. \*/ #define RETRY BACKOFF BASE MS (500U) int main() ł /\* Variables used in this example. \*/ BackoffAlgorithmStatus\_t retryStatus = BackoffAlgorithmSuccess; BackoffAlgorithmContext\_t retryParams; char serverAddress[] = "amazon.com";  $uint16_t$  nextRetryBackoff = 0; int32\_t dnsStatus = -1; struct addrinfo hints; struct addrinfo \*\* pListHead = NULL; struct timespec tp; /\* Add hints to retrieve only TCP sockets in getaddrinfo. \*/ (void) memset(&hints, 0, sizeof(hints)); /\* Address family of either IPv4 or IPv6. \*/  $hints.ai_family = AF_UNSPEC;$ /\* TCP Socket. \*/  $hints.ai\_socktype = (int32_t) SOCK\_STREAM;$  $hints.ai\_protocol = IPPROTO\_TCP;$ /\* Initialize reconnect attempts and interval. \*/ BackoffAlgorithm\_InitializeParams(&retryParams, RETRY\_BACKOFF\_BASE\_MS, RETRY\_MAX\_BACKOFF\_DELAY\_MS, RETRY\_MAX\_ATTEMPTS ); /\* Seed the pseudo random number generator used in this example (with call to \* rand() function provided by ISO C standard library) for use in backoff period \* calculation when retrying failed DNS resolution. \*/ /\* Get current time to seed pseudo random number generator. \*/ ( void ) clock\_gettime( CLOCK\_REALTIME, &tp ); /\* Seed pseudo random number generator with seconds. \*/ srand( tp.tv\_sec ); do { /\* Perform a DNS lookup on the given host name. \*/ dnsStatus = getaddrinfo( serverAddress, NULL, &hints, pListHead );

(continues on next page)

(continued from previous page)

```
/* Retry if DNS resolution query failed. */
   if ( dnsStatus != 0 )
   {
      /* Generate a random number and get back-off value (in milliseconds) for the next retry.
       * Note: It is recommended to use a random number generator that is seeded with
        device-specific entropy source so that backoff calculation across devices is different
        and possibility of network collision between devices attempting retries can be avoided.
      * For the simplicity of this code example, the pseudo random number generator, rand()
      * function is used. */
      retryStatus = BackoffAlgorithm GetNextBackoff( &retryParams, rand(), &nextRetryBackoff);
      /* Wait for the calculated backoff period before the next retry attempt of querying DNS.
      * As usleep() takes nanoseconds as the parameter, we multiply the backoff period by 1000. */
      (void) usleep(nextRetryBackoff * 1000U);
   }
} while
( ( dnsStatus != 0 ) && ( retryStatus != BackoffAlgorithmRetriesExhausted ) );
return dnsStatus;
```

**Building the library** A compiler that supports **C90 or later** such as *gcc* is required to build the library.

Additionally, the library uses a header file introduced in ISO C99, stdint.h. For compilers that do not provide this header file, the *source/include* directory contains *stdint.readme*, which can be renamed to stdint.h to build the backoffAlgorithm library.

For instance, if the example above is copied to a file named example.c, gcc can be used like so:

gcc -I source/include example.c source/backoff\_algorithm.c -o example ./example

gcc can also produce an output file to be linked:

gcc -I source/include -c source/backoff\_algorithm.c

#### **Building unit tests**

}

**Checkout Unity Submodule** By default, the submodules in this repository are configured with update=none in *.gitmodules*, to avoid increasing clone time and disk space usage of other repositories (like amazon-freertos that submodules this repository).

To build unit tests, the submodule dependency of Unity is required. Use the following command to clone the submodule:

git submodule update --checkout --init --recursive test/unit-test/Unity

#### **Platform Prerequisites**

- For running unit tests
  - C89 or later compiler like gcc
  - CMake 3.13.0 or later
- For running the coverage target, gcov is additionally required.

#### Steps to build Unit Tests

- 1. Go to the root directory of this repository. (Make sure that the **Unity** submodule is cloned as described *above*.)
- 2. Create build directory: mkdir build && cd build
- 3. Run *cmake* while inside build directory: cmake -S ../test
- 4. Run this command to build the library and unit tests: make all
- 5. The generated test executables will be present in  ${\rm build}/{\rm bin}/{\rm tests}$  folder.
- 6. Run  $\operatorname{ctest}$  to execute all tests and view the test run summary.

**Contributing** See *CONTRIBUTING.md* for information on contributing.

# 4.1.4 corehttp

C language HTTP client library designed for embedded platforms.

### MCUXpresso SDK: coreHTTP Client Library

This repository is a fork of coreHTTP Client library (https://github.com/FreeRTOS/corehttp)(3.0.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable coreHTTP Client repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdkmanifests) for the complete delivery of MCUXpresso SDK.

#### coreHTTP Client Library

This repository contains a C language HTTP client library designed for embedded platforms. It has no dependencies on any additional libraries other than the standard C library, llhttp, and a customer-implemented transport interface. This library is distributed under the *MIT Open Source License*.

This library has gone through code quality checks including verification that no function has a GNU Complexity score over 8. This library has also undergone both static code analysis from Coverity static analysis, and validation of memory safety and data structure invariance through the CBMC automated reasoning tool.

See memory requirements for this library here.

#### coreHTTP v3.0.0 source code is part of the FreeRTOS 202210.00 LTS release.

#### coreHTTP v2.0.0 source code is part of the FreeRTOS 202012.00 LTS release.

**coreHTTP Config File** The HTTP client library exposes configuration macros that are required for building the library. A list of all the configurations and their default values are defined in *core\_http\_config\_defaults.h.* To provide custom values for the configuration macros, a custom config file named core\_http\_config.h can be provided by the user application to the library.

By default, a  $core\_http\_config.h$  custom config is required to build the library. To disable this requirement and build the library with default configuration values, provide HTTP\_DO\_NOT\_USE\_CUSTOM\_CONFIG as a compile time preprocessor macro.

The HTTP client library can be built by either:

- Defining a  $\rm core\_http\_config.h$  file in the application, and adding it to the include directories for the library build. OR
- Defining the HTTP\_DO\_NOT\_USE\_CUSTOM\_CONFIG preprocessor macro for the library build.

**Building the Library** The *httpFilePaths.cmake* file contains the information of all source files and header include paths required to build the HTTP client library.

As mentioned in the *previous section*, either a custom config file (i.e. core\_http\_config.h) OR HTTP\_DO\_NOT\_USE\_CUSTOM\_CONFIG macro needs to be provided to build the HTTP client library.

For a CMake example of building the HTTP library with the httpFilePaths.cmake file, refer to the coverity\_analysis library target in *test/CMakeLists.txt* file.

# **Building Unit Tests**

### **Platform Prerequisites**

- For running unit tests, the following are required:
  - C90 compiler like gcc
  - CMake 3.13.0 or later
  - Ruby 2.0.0 or later is required for this repository's CMock test framework.
- For running the coverage target, the following are required:
  - gcov
  - lcov

#### **Steps to build Unit Tests**

- 1. Go to the root directory of this repository.
- 2. Run the *cmake* command: cmake -S test -B build -DBUILD\_CLONE\_SUBMODULES=ON
- 3. Run this command to build the library and unit tests: make -C build all
- 4. The generated test executables will be present in build/bin/tests folder.
- 5. Run cd build && ctest to execute all tests and view the test run summary.

**CBMC** To learn more about CBMC and proofs specifically, review the training material here.

The test/cbmc/proofs directory contains CBMC proofs.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here.

**Reference examples** The AWS IoT Device SDK for Embedded C repository contains demos of using the HTTP client library here on a POSIX platform. These can be used as reference examples for the library API.

#### Documentation

**Existing Documentation** For pre-generated documentation, please see the documentation linked in the locations below:

Location
AWS IoT Device SDK for Embedded C
FreeRTOS.org

Note that the latest included version of coreHTTP may differ across repositories.

**Generating Documentation** The Doxygen references were created using Doxygen version 1.9.2. To generate the Doxygen pages, please run the following command from the root of this repository:

doxygen docs/doxygen/config.doxyfile

**Contributing** See *CONTRIBUTING.md* for information on contributing.

# 4.1.5 corejson

JSON parser.

#### Readme

**MCUXpresso SDK: coreJSON Library** This repository is a fork of coreJSON library (https://github.com/FreeRTOS/corejson)(3.2.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable coreJSON repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**coreJSON Library** This repository contains the coreJSON library, a parser that strictly enforces the ECMA-404 JSON standard and is suitable for low memory footprint embedded devices. The coreJSON library is distributed under the *MIT Open Source License*.

This library has gone through code quality checks including verification that no function has a GNU Complexity score over 8, and checks against deviations from mandatory rules in the MISRA coding standard. Deviations from the MISRA C:2012 guidelines are documented under *MISRA Deviations*. This library has also undergone both static code analysis from Coverity static analysis, and validation of memory safety through the CBMC automated reasoning tool.

See memory requirements for this library here.

coreJSON v3.2.0 source code is part of the FreeRTOS 202210.00 LTS release.

coreJSON v3.0.0 source code is part of the FreeRTOS 202012.00 LTS release.

#### **Reference example**

```
#include <stdio.h>
#include "core json.h"
int main()
Ł
   // Variables used in this example.
  JSONStatus_t result;
  char buffer[] = "{\"foo\":\"abc\",\"bar\":{\"foo\":\"xyz\"}}";
  size_t bufferLength = sizeof( buffer ) - 1;
  char queryKey[] = "bar.foo";
  size t queryKeyLength = sizeof( queryKey ) - 1;
  char * value;
  size_t valueLength;
   // Calling JSON_Validate() is not necessary if the document is guaranteed to be valid.
  result = JSON Validate( buffer, bufferLength );
  if (result == JSONSuccess )
  {
     result = JSON_Search( buffer, bufferLength, queryKey, queryKeyLength,
                      &value, &valueLength );
  }
  if (result == JSONSuccess )
  {
      // The pointer "value" will point to a location in the "buffer".
     char save = value[ valueLength ];
      // After saving the character, set it to a null byte for printing.
      value[valueLength] = ' 0';
      // "Found: bar.foo -> xyz" will be printed.
      printf( "Found: \%s -> \%s\n", queryKey, value );
      // Restore the original character.
      value[valueLength] = save;
  }
  return 0;
}
```

A search may descend through nested objects when the queryKey contains matching key strings joined by a separator, .. In the example above, bar has the value {"foo":"xyz"}. Therefore, a search for query key bar.foo would output xyz.

# **Building coreJSON** A compiler that supports **C90 or later** such as *gcc* is required to build the library.

Additionally, the library uses 2 header files introduced in ISO C99, stdbool.h and stdint.h. For compilers that do not provide this header file, the *source/include* directory contains *stdbool.readme* and *stdint.readme*, which can be renamed to stdbool.h and stdint.h respectively.

For instance, if the example above is copied to a file named example.c, gcc can be used like so:

```
gcc -I source/include example.c source/core_json.c -o example ./example
```

#### gcc can also produce an output file to be linked:

gcc -I source/include -c source/core\_json.c

#### Documentation

**Existing documentation** For pre-generated documentation, please see the documentation linked in the locations below:

Location
AWS IoT Device SDK for Embedded C
FreeRTOS.org

Note that the latest included version of the coreJSON library may differ across repositories.

**Generating documentation** The Doxygen references were created using Doxygen version 1.9.2. To generate the Doxygen pages, please run the following command from the root of this repository:

doxygen docs/doxygen/config.doxyfile

### **Building unit tests**

**Checkout Unity Submodule** By default, the submodules in this repository are configured with update=none in *.gitmodules*, to avoid increasing clone time and disk space usage of other repositories (like amazon-freertos that submodules this repository).

To build unit tests, the submodule dependency of Unity is required. Use the following command to clone the submodule:

git submodule update --checkout --init --recursive test/unit-test/Unity

#### **Platform Prerequisites**

- For running unit tests
  - C90 compiler like gcc
  - CMake 3.13.0 or later
  - Ruby 2.0.0 or later is additionally required for the Unity test framework (that we use).
- For running the coverage target, gcov is additionally required.

#### **Steps to build Unit Tests**

- 1. Go to the root directory of this repository. (Make sure that the **Unity** submodule is cloned as described *above*.)
- 2. Create build directory: mkdir build && cd build
- 3. Run *cmake* while inside build directory: cmake -S ../test
- 4. Run this command to build the library and unit tests: make all
- 5. The generated test executables will be present in  ${\rm build}/{\rm bin}/{\rm tests}$  folder.
- 6. Run  $\operatorname{ctest}$  to execute all tests and view the test run summary.

**CBMC** To learn more about CBMC and proofs specifically, review the training material here.

The  ${\rm test/cbmc/proofs}$  directory contains CBMC proofs.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here.

**Contributing** See *CONTRIBUTING.md* for information on contributing.

# 4.1.6 coremqtt

MQTT publish/subscribe messaging library.

### MCUXpresso SDK: coreMQTT Library

This repository is a fork of coreMQTT library (https://github.com/FreeRTOS/coremqtt)(2.1.1). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable coreMQTT repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdkmanifests) for the complete delivery of MCUXpresso SDK.

#### coreMQTT Client Library

This repository contains the coreMQTT library that has been optimized for a low memory footprint. The coreMQTT library is compliant with the MQTT 3.1.1 standard. It has no dependencies on any additional libraries other than the standard C library, a customer-implemented network transport interface, and *optionally* a user-implemented platform time function. This library is distributed under the *MIT Open Source License*.

This library has gone through code quality checks including verification that no function has a GNU Complexity score over 8, and checks against deviations from mandatory rules in the MISRA coding standard. Deviations from the MISRA C:2012 guidelines are documented under *MISRA Deviations*. This library has also undergone both static code analysis from Coverity static analysis, and validation of memory safety through the CBMC automated reasoning tool.

See memory requirements for this library here.

#### coreMQTT v2.1.1 source code is part of the FreeRTOS 202210.01 LTS release.

**MQTT Config File** The MQTT client library exposes build configuration macros that are required for building the library. A list of all the configurations and their default values are defined in *core\_mqtt\_config\_defaults.h*. To provide custom values for the configuration macros, a custom config file named core\_mqtt\_config.h can be provided by the application to the library.

By default, a core\_mqtt\_config.h custom config is required to build the library. To disable this requirement and build the library with default configuration values, provide MQTT\_DO\_NOT\_USE\_CUSTOM\_CONFIG as a compile time preprocessor macro.

#### Thus, the MQTT library can be built by either:

- Defining a core\_mqtt\_config.h file in the application, and adding it to the include directories list of the library
   OR
- Defining the MQTT\_DO\_NOT\_USE\_CUSTOM\_CONFIG preprocessor macro for the library build.

**Sending metrics to AWS IOT** When establishing a connection with AWS IoT, users can optionally report the Operating System, Hardware Platform and MQTT client version information of their device to AWS. This information can help AWS IoT provide faster issue resolution and technical support. If users want to report this information, they can send a specially formatted string (see below) in the username field of the MQTT CONNECT packet.

#### Format

The format of the username string with metrics is:

 $< Actual\_Username>?SDK=<OS\_Name>\&Version=<OS\_Version>\&Platform=<Hardware\_Platform>\& \rightarrow MQTTLib=<MQTT\_Library\_name>@<MQTT\_Library\_version>$ 

#### Where

- <Actual\_Username> is the actual username used for authentication, if username and password are used for authentication. When username and password based authentication is not used, this is an empty value.
- <OS\_Name> is the Operating System the application is running on (e.g. FreeRTOS)
- <OS\_Version> is the version number of the Operating System (e.g. V10.4.3)
- <Hardware\_Platform> is the Hardware Platform the application is running on (e.g. Win-Sim)
- <MQTT\_Library\_name> is the MQTT Client library being used (e.g. coreMQTT)
- <MQTT\_Library\_version> is the version of the MQTT Client library being used (e.g. 1.0.2)

#### Example

• Actual\_Username = "iotuser", OS\_Name = FreeRTOS, OS\_Version = V10.4.3, Hardware\_Platform\_Name = WinSim, MQTT\_Library\_Name = coremqtt, MQTT\_Library\_version = 2.1.1. If username is not used, then "iotuser" can be removed.

```
/* Username string:

* iotuser?SDK=FreeRTOS&Version=v10.4.3&Platform=WinSim&MQTTLib=coremqtt@2.1.1

*/
```

#define OS\_NAME"FreeRTOS"#define OS\_VERSION"V10.4.3"#define HARDWARE\_PLATFORM\_NAME"WinSim"#define MQTT\_LIB"coremqtt@2.1.1"

#define USERNAME\_STRING "iotuser?SDK=" OS\_NAME "&Version=" OS\_VERSION "& →Platform=" HARDWARE\_PLATFORM\_NAME "&MQTTLib=" MQTT\_LIB #define USERNAME\_STRING\_LENGTH ((uint16\_t)(sizeof(USERNAME\_STRING) - 1))

MQTTConnectInfo\_t connectInfo; connectInfo.pUserName = USERNAME\_STRING; connectInfo.userNameLength = USERNAME\_STRING\_LENGTH; mqttStatus = MQTT\_Connect( pMqttContext, &connectInfo, NULL, CONNACK\_RECV\_TIMEOUT\_MS,\_\_ \$\rightarrow pSessionPresent );

**Upgrading to v2.0.0 and above** With coreMQTT versions >=v2.0.0, there are breaking changes. Please refer to the *coreMQTT version* >=v2.0.0 *Migration Guide*.

**Building the Library** The *mqttFilePaths.cmake* file contains the information of all source files and the header include path required to build the MQTT library.

Additionally, the MQTT library requires two header files that are not part of the ISO C90 standard library, stdbool.h and stdint.h. For compilers that do not provide these header files, the *source/include* directory contains the files *stdbool.readme* and *stdint.readme*, which can be renamed to stdbool.h and stdint.h, respectively, to provide the type definitions required by MQTT.

As mentioned in the previous section, either a custom config file (i.e. <a href="mailto:core\_mqtt\_config.h">core\_mqtt\_config.h</a>) OR <a href="mailto:MQTT\_DO\_NOT\_USE\_CUSTOM\_CONFIG">MQTT\_DO\_NOT\_USE\_CUSTOM\_CONFIG</a> macro needs to be provided to build the MQTT library.

For a CMake example of building the MQTT library with the mqttFilePaths.cmake file, refer to the coverity\_analysis library target in *test/CMakeLists.txt* file.

#### **Building Unit Tests**

**Checkout CMock Submodule** By default, the submodules in this repository are configured with update=none in *.gitmodules* to avoid increasing clone time and disk space usage of other repositories (like amazon-freertos that submodules this repository).

To build unit tests, the submodule dependency of CMock is required. Use the following command to clone the submodule:

git submodule update --checkout --init --recursive test/unit-test/CMock

#### **Platform Prerequisites**

• Docker

or the following:

- For running unit tests
  - C90 compiler like gcc
  - CMake 3.13.0 or later
  - Ruby 2.0.0 or later is additionally required for the CMock test framework (that we use).
- For running the coverage target, **gcov** and **lcov** are additionally required.

# Steps to build Unit Tests

- 1. If using docker, launch the container:
  - 1. docker build -t coremqtt .
  - 2. docker run -it -v "\$PWD":/workspaces/coreMQTT -w /workspaces/coreMQTT coremqtt
- 2. Go to the root directory of this repository. (Make sure that the **CMock** submodule is cloned as described *above*)
- 3. Run the *cmake* command: cmake -S test -B build
- 4. Run this command to build the library and unit tests: make -C build all
- 5. The generated test executables will be present in  ${\rm build}/{\rm bin}/{\rm tests}$  folder.
- 6. Run  $\operatorname{cd}\,\operatorname{build}\,\&\&\,\operatorname{ctest}$  to execute all tests and view the test run summary.

**CBMC** To learn more about CBMC and proofs specifically, review the training material here.

The test/cbmc/proofs directory contains CBMC proofs.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here. **Reference examples** Please refer to the demos of the MQTT client library in the following locations for reference examples on POSIX and FreeRTOS platforms:

Plat- form	Location	Transport Interface Implementation
POSIX	AWS IoT Device SDK for Embed- ded C	POSIX sockets for TCP/IP and OpenSSL for TLS stack
FreeR- TOS	FreeRTOS/FreeRTOS	FreeRTOS+TCP for TCP/IP and mbedTLS for TLS stack
FreeR- TOS	FreeRTOS AWS Reference Inte- grations	Based on Secure Sockets Abstraction

### Documentation

**Existing Documentation** For pre-generated documentation, please see the documentation linked in the locations below:

Location AWS IoT Device SDK for Embedded C FreeRTOS.org

Note that the latest included version of coreMQTT may differ across repositories.

**Generating Documentation** The Doxygen references were created using Doxygen version 1.9.2. To generate the Doxygen pages, please run the following command from the root of this repository:

doxygen docs/doxygen/config.doxyfile

**Contributing** See *CONTRIBUTING.md* for information on contributing.

# 4.1.7 coremqtt-agent

The coreMQTT Agent library is a high level API that adds thread safety to the coreMQTT library.

#### Readme

**MCUXpresso SDK: coreMQTT Agent Library** This repository is a fork of coreMQTT Agent library (https://github.com/FreeRTOS/coremqtt-agent)(1.2.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable coreMQTT Agent repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**coreMQTT Agent Library** The coreMQTT Agent library is a high level API that adds thread safety to the **coreMQTT** library. The library provides thread safe equivalents to the coreMQTT's APIs, greatly simplifying its use in multi-threaded environments. The coreMQTT Agent library manages the MQTT connection by serializing the access to the coreMQTT library and reducing implementation overhead (e.g., removing the need for the application to repeatedly call to MQTT\_ProcessLoop). This allows your multi-threaded applications to share the same MQTT connection, and enables you to design an embedded application without having to worry about coreMQTT thread safety.

This library has gone through code quality checks including verification that no function has a GNU Complexity score over 8, and checks against deviations from mandatory rules in the MISRA coding standard. Deviations from the MISRA C:2012 guidelines are documented under *MISRA Deviations*. This library has also undergone both static code analysis from Coverity static analysis, and validation of memory safety through the CBMC automated reasoning tool.

See memory requirements for this library here.

**Cloning this repository** This repo uses Git Submodules to bring in dependent components.

To clone using HTTPS:

 $git\ clone\ https://github.com/FreeRTOS/coreMQTT-Agent.git\ --recurse-submodules$ 

Using SSH:

 $git\ clone\ git@github.com: Free RTOS/core MQTT-Agent.git\ --recurse-submodules$ 

If you have downloaded the repo without using the --recurse-submodules argument, you need to run:

git submodule update --init --recursive

**coreMQTT** Agent Library Configurations The MQTT Agent library uses the same core\_mqtt\_config.h configuration file as coreMQTT, with the addition of configuration constants listed at the top of *core\_mqtt\_agent.h* and *core\_mqtt\_agent\_command\_functions.h*. Documentation for these configurations can be found here.

To provide values for these configuration values, they must be either:

- Defined in core\_mqtt\_config.h used by coreMQTT OR
- Passed as compile time preprocessor macros

**Porting the coreMQTT Agent Library** In order to use the MQTT Agent library on a platform, you need to supply thread safe functions for the agent's *messaging interface*.

**Messaging Interface** Each of the following functions must be thread safe.

Function Pointer	Description
MQTTA- gentMes- sage- Send_t	A function that sends commands (as $MQTTAgentCommand_t * pointers$ ) to be received by $MQTTAgent\_CommandLoop$ . This can be implemented by pushing to a thread safe queue.
MQTTA- gentMes- sageRecv_	A function used by MQTTAgent_CommandLoop to receive MQTTAgentCommand_t * pointers that were sent by API functions. This can be implemented by receiving from a thread safe queue.
MQTTA- gentCom- mand- Get_t	A function that returns a pointer to an allocated MQTTAgentCommand_t structure, which is used to hold information and arguments for a command to be executed in MQTTAgent_CommandLoop(). If using dynamic memory, this can be implemented using malloc().
MQT- TAgent- Comman- dRelease_t	A function called to indicate that a command structure that had been allocated with the MQTTAgentCommandGet_t function pointer will no longer be used by the agent, so it may be freed or marked as not in use. If using dynamic memory, this can be implemented with free().

Reference implementations for the interface functions can be found in the *reference examples* below.

### **Additional Considerations**

**Static Memory** If only static allocation is used, then the MQTTAgentCommandGet\_t and MQT-TAgentCommandRelease\_t could instead be implemented with a pool of MQTTAgentCommand\_t structures, with a queue or semaphore used to control access and provide thread safety. The below *reference examples* use static memory with a command pool.

**Subscription Management** The MQTT Agent does not track subscriptions for MQTT topics. The receipt of any incoming PUBLISH packet will result in the invocation of a single MQTTA-gentIncomingPublishCallback\_t callback, which is passed to MQTTAgent\_Init() for initialization. If it is desired for different handlers to be invoked for different incoming topics, then the publish callback will have to manage subscriptions and fan out messages. A platform independent subscription manager example is implemented in the *reference examples* below.

**Building the Library** You can build the MQTT Agent source files that are in the *source* directory, and add *source/include* to your compiler's include path. Additionally, the MQTT Agent library requires the coreMQTT library, whose files follow the same source/ and source/include pattern as the agent library; its build instructions can be found here.

If using CMake, the *mqttAgentFilePaths.cmake* file contains the above information of the source files and the header include path from this repository. The same information is found for coreMQTT from mqttFilePaths.cmake in the *coreMQTT submodule*.

For a CMake example of building the MQTT Agent library with the mqttAgentFilePaths.cmake file, refer to the coverity\_analysis library target in *test/CMakeLists.txt* file.

#### **Building Unit Tests**

**Checkout CMock Submodule** To build unit tests, the submodule dependency of CMock is required. Use the following command to clone the submodule:

git submodule update --checkout --init --recursive test/unit-test/CMock

### **Unit Test Platform Prerequisites**

- For running unit tests
  - C90 compiler like gcc
  - CMake 3.13.0 or later
  - Ruby 2.0.0 or later is additionally required for the CMock test framework (that we use).
- For running the coverage target, **gcov** and **lcov** are additionally required.

### **Steps to build Unit Tests**

- 1. Go to the root directory of this repository. (Make sure that the **CMock** submodule is cloned as described *above*)
- 2. Run the *cmake* command: cmake S test B build
- 3. Run this command to build the library and unit tests: make -C build all
- 4. The generated test executables will be present in build/bin/tests folder.
- 5. Run  $\operatorname{cd}$  build &&  $\operatorname{ctest}$  to execute all tests and view the test run summary.

**CBMC** To learn more about CBMC and proofs specifically, review the training material here.

The test/cbmc/proofs directory contains CBMC proofs.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here.

**Reference examples** Please refer to the demos of the MQTT Agent library in the following locations for reference examples on FreeRTOS platforms:

Location coreMQTT Agent Demos FreeRTOS/FreeRTOS

**Documentation** The MQTT Agent API documentation can be found here.

**Generating documentation** The Doxygen references were created using Doxygen version 1.9.2. To generate the Doxygen pages yourself, please run the following command from the root of this repository:

doxygen docs/doxygen/config.doxyfile

**Getting help** You can use your Github login to get support from both the FreeRTOS community and directly from the primary FreeRTOS developers on our active support forum. You can find a list of frequently asked questions here.

**Contributing** See *CONTRIBUTING.md* for information on contributing.

License This library is licensed under the MIT License. See the *LICENSE* file.

# 4.1.8 corepkcs11

PKCS #11 key management library.

#### Readme

**MCUXpresso SDK: corePKCS11 Library** This repository is a fork of PKCS #11 key management library (https://github.com/FreeRTOS/corePKCS11/tree/v3.5.0)(v3.5.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable corepkcs11 repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**corePKCS11 Library** PKCS #11 is a standardized and widely used API for manipulating common cryptographic objects. It is important because the functions it specifies allow application software to use, create, modify, and delete cryptographic objects, without ever exposing those objects to the application's memory. For example, FreeRTOS AWS reference integrations use a small subset of the PKCS #11 API to, among other things, access the secret (private) key necessary to create a network connection that is authenticated and secured by the Transport Layer Security (TLS) protocol – without the application ever 'seeing' the key.

The Cryptoki or PKCS #11 standard defines a platform-independent API to manage and use cryptographic tokens. The name, "PKCS #11", is used interchangeably to refer to the API itself and the standard which defines it.

This repository contains a software based mock implementation of the PKCS #11 interface (API) that uses the cryptographic functionality provided by Mbed TLS. Using a software mock enables rapid development and flexibility, but it is expected that the mock be replaced by an implementation specific to your chosen secure key storage in production devices.

Only a subset of the PKCS #11 standard is implemented, with a focus on operations involving asymmetric keys, random number generation, and hashing.

The targeted use cases include certificate and key management for TLS authentication and codesign signature verification, on small embedded devices.

corePKCS11 is implemented on PKCS #11 v2.4.0, the full PKCS #11 standard can be found on the oasis website.

This library has gone through code quality checks including verification that no function has a GNU Complexity score over 8, and checks against deviations from mandatory rules in the MISRA coding standard. Deviations from the MISRA C:2012 guidelines are documented under *MISRA Deviations*. This library has also undergone both static code analysis from Coverity static analysis and validation of memory safety through the CBMC automated reasoning tool.

See memory requirements for this library here.

corePKCS11 v3.5.0 source code is part of the FreeRTOS 202210.00 LTS release.

corePKCS11 v3.0.0 source code is part of the FreeRTOS 202012.00 LTS release.

**Purpose** Generally vendors for secure cryptoprocessors such as Trusted Platform Module (TPM), Hardware Security Module (HSM), Secure Element, or any other type of secure hardware enclave, distribute a PKCS #11 implementation with the hardware. The purpose of the corePKCS11 software only mock library is therefore to provide a non hardware specific PKCS #11 implementation that allows for rapid prototyping and development before switching to a cryptoprocessor specific PKCS #11 implementation in production devices.

Since the PKCS #11 interface is defined as part of the PKCS #11 specification replacing this library with another implementation should require little porting effort, as the interface will not change. The system tests distributed in this repository can be leveraged to verify the behavior of a different implementation is similar to corePKCS11.

**corePKCS11 Configuration** The corePKCS11 library exposes preprocessor macros which must be defined prior to building the library. A list of all the configurations and their default values are defined in the doxygen documentation for this library.

### **Build Prerequisites**

**Library Usage** For building the library the following are required:

- A C99 compiler
- mbedcrypto library from mbedtls version 2.x or 3.x.
- pkcs11 API header(s) available from OASIS or OpenSC

Optionally, variables from the pkcsFilePaths.cmake file may be referenced if your project uses cmake.

**Integration and Unit Tests** In order to run the integration and unit test suites the following are dependencies are necessary:

- C Compiler
- CMake 3.13.0 or later
- Ruby 2.0.0 or later required by CMock.
- **Python 3** required for configuring mbedtls.
- git required for fetching dependencies.
- GNU Make or Ninja

The *mbedtls, CMock,* and *Unity* libraries are downloaded and built automatically using the cmake FetchContent feature.

**Coverage Measurement and Instrumentation** The following software is required to run the coverage target:

- Linux, MacOS, or another POSIX-like environment.
- A recent version of GCC or Clang with support for gcov-like coverage instrumentation.
- gcov binary corresponding to your chosen compiler
- lcov from the Linux Test Project
- **perl** needed to run the lcov utility.

Coverage builds are validated on recent versions of Ubuntu Linux.

#### **Running the Integration and Unit Tests**

- 1. Navigate to the root directory of this repository in your shell.
- 2. Run cmake to construct a build tree: cmake -S test -B build
  - You may specify your preferred build tool by appending -G'Unix Makefiles' or -GNinja to the command above.
  - You may append -DUNIT\_TESTS=0 or -DSYSTEM\_TESTS=0 to disable Unit Tests or Integration Tests respectively.
- 3. Build the test binaries: cmake --build ./build --target all
- 4. Run ctest --test-dir ./build or cmake --build ./build --target test to run the tests without capturing coverage.
- 5. Run cmake --build ./build --target coverage to run the tests and capture coverage data.

**CBMC** To learn more about CBMC and proofs specifically, review the training material here.

The test/cbmc/proofs directory contains CBMC proofs.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here.

**Reference examples** The FreeRTOS-Labs repository contains demos using the PKCS #11 library here using FreeRTOS on the Windows simulator platform. These can be used as reference examples for the library API.

**Porting Guide** Documentation for porting corePKCS11 to a new platform can be found on the AWS docs web page.

corePKCS11 is not meant to be ported to projects that have a TPM, HSM, or other hardware for offloading crypto-processing. This library is specifically meant to be used for development and prototyping.

**Related Example Implementations** These projects implement the PKCS #11 interface on real hardware and have similar behavior to corePKCS11. It is preferred to use these, over coreP-KCS11, as they allow for offloading Cryptography to separate hardware.

- ARM's Platform Security Architecture.
- Microchip's cryptoauthlib.
- Infineon's Optiga Trust X.

#### Documentation

**Existing Documentation** For pre-generated documentation, please see the documentation linked in the locations below:

Location AWS IoT Device SDK for Embedded C FreeRTOS.org

Note that the latest included version of corePKCS11 may differ across repositories.

**Generating Documentation** The Doxygen references were created using Doxygen version 1.9.2. To generate the Doxygen pages, please run the following command from the root of this repository:

doxygen docs/doxygen/config.doxyfile

**Security** See *CONTRIBUTING* for more information.

License This library is licensed under the MIT-0 License. See the LICENSE file.

# 4.1.9 freertos-plus-tcp

Open source RTOS FreeRTOS Plus TCP.

### Readme

**MCUX presso SDK: FreeRTOS-Plus-TCP Library** This repository is a fork of FreeRTOS-Plus-TCP library (https://github.com/FreeRTOS/freertos-plus-tcp)(4.0.0). Modifications have been made to adapt to NXP MCUXpresso SDK. CMakeLists.txt and Kconfig added to enable FreeRTOS-Plus-TCP repo sources build in MCUXpresso SDK. It is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository mcuxsdk-manifests(https://github.com/nxp-mcuxpresso/mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**Introduction** This branch contains unified IPv4 and IPv6 functionalities. Refer to the Getting started Guide (found here) for more details.

**FreeRTOS-Plus-TCP Library** FreeRTOS-Plus-TCP is a lightweight TCP/IP stack for FreeRTOS. It provides a familiar Berkeley sockets interface, making it as simple to use and learn as possible. FreeRTOS-Plus-TCP's features and RAM footprint are fully scalable, making FreeRTOS-Plus-TCP equally applicable to smaller lower throughput microcontrollers as well as larger higher throughput microprocessors.

This library has undergone static code analysis and checks for compliance with the MISRA coding standard. Any deviations from the MISRA C:2012 guidelines are documented under MISRA Deviations. The library is validated for memory safety and data structure invariance through the CBMC automated reasoning tool for the functions that parse data originating from the network. The library is also protocol tested using Maxwell protocol tester for both IPv4 and IPv6.

**Getting started** The easiest way to use the 4.0.0 version of FreeRTOS-Plus-TCP is to refer the Getting started Guide (found here) Another way is to start with the pre-configured demo application project (found in this directory). That way you will have the correct FreeRTOS source files included, and the correct include paths configured. Once a demo application is building and executing you can remove the demo application files, and start to add in your own application source files. See the FreeRTOS Kernel Quick Start Guide for detailed instructions and other useful links.

Additionally, for FreeRTOS-Plus-TCP source code organization refer to the Documentation, and API Reference.

**Getting help** If you have any questions or need assistance troubleshooting your FreeRTOS project, we have an active community that can help on the FreeRTOS Community Support Forum. Please also refer to FAQ for frequently asked questions.

Also see the Submitting a bugs/feature request section of CONTRIBUTING.md for more details.

Note: All the remaining sections are generic and applies to all the versions from V3.0.0 onwards.

**Upgrading to V3.0.0 and V3.1.0** In version 3.0.0 or 3.1.0, the folder structure of FreeRTOS-Plus-TCP has changed and the files have been broken down into smaller logically separated modules. This change makes the code more modular and conducive to unit-tests. FreeRTOS-Plus-TCP V3.0.0 improves the robustness, security, and modularity of the library. Version 3.0.0 adds comprehensive unit test coverage for all lines and branches of code and has undergone protocol testing, and penetration testing by AWS Security to reduce the exposure to security vulnerabilities. Additionally, the source files have been moved to a source directory. This change requires modification of any existing project(s) to include the modified source files and directories. There are examples on how to use the new files and directory structure. For an example based on the Xilinx Zynq-7000, use the code in this branch and follow these instructions to build and run the demo.

FreeRTOS-Plus-TCP V3.1.0 source code(.c .h) is part of the FreeRTOS 202210.00 LTS release.

**Generating pre V3.0.0 folder structure for backward compatibility:** If you wish to continue using a version earlier than V3.0.0 i.e. continue to use your existing source code organization, a script is provided to generate the folder structure similar to this.

**Note:** After running the script, while the .c files will have same names as the pre V3.0.0 source, the files in the include directory will have different names and the number of files will differ as well. This should, however, not pose any problems to most projects as projects generally include all files in a given directory.

Running the script to generate pre V3.0.0 folder structure: For running the script, you will need Python version > 3.7. You can download/install it from here.

Once python is downloaded and installed, you can verify the version from your terminal/command window by typing python --version.

To run the script, you should switch to the FreeRTOS-Plus-TCP directory that was created using the *Cloning this repository* step above. And then run python  $\langle Path/to/the/script \rangle / GenerateOriginalFiles.py.$ 

# To consume FreeRTOS+TCP

**Consume with CMake** If using CMake, it is recommended to use this repository using Fetch-Content. Add the following into your project's main or a subdirectory's CMakeLists.txt:

• Define the source and version/tag you want to use:

```
FetchContent_Declare( freertos_plus_tcp
GIT_REPOSITORY https://github.com/FreeRTOS/FreeRTOS-Plus-TCP.git
GIT_TAG master #Note: Best practice to use specific git-hash or tagged version
GIT_SUBMODULES "" # Don't grab any submodules since not latest
```

- Configure the FreeRTOS-Kernel and make it available
  - this particular example supports a native and cross-compiled build option.

set( FREERTOS\_PLUS\_FAT\_DEV\_SUPPORT OFF CACHE BOOL "" FORCE)
# Select the native compile PORT
set( FREERTOS\_PLUS\_FAT\_PORT "POSIX" CACHE STRING "" FORCE)
# Select the cross-compile PORT
if (CMAKE\_CROSSCOMPILING)
# Eg. Zynq 2019\_3 version of port
set(FREERTOS\_PLUS\_FAT\_PORT "ZYNQ\_2019\_3" CACHE STRING "" FORCE)
endif()

FetchContent\_MakeAvailable(freertos\_plus\_tcp)

**Consuming stand-alone** This repository uses Git Submodules to bring in dependent components.

Note: If you download the ZIP file provided by GitHub UI, you will not get the contents of the submodules. (The ZIP file is also not a valid Git repository)

#### To clone using HTTPS:

git clone https://github.com/FreeRTOS/FreeRTOS-Plus-TCP.git ./FreeRTOS-Plus-TCP cd ./FreeRTOS-Plus-TCP git submodule update --checkout --init --recursive tools/CMock test/FreeRTOS-Kernel

#### Using SSH:

git clone git@github.com:FreeRTOS/FreeRTOS-Plus-TCP.git ./FreeRTOS-Plus-TCP cd ./FreeRTOS-Plus-TCP git submodule update --checkout --init --recursive tools/CMock test/FreeRTOS-Kernel

#### **Porting** The porting guide is available on this page.

**Repository structure** This repository contains the FreeRTOS-Plus-TCP repository and a number of supplementary libraries for testing/PR Checks. Below is the breakdown of what each directory contains:

- tools
  - This directory contains the tools and related files (CMock/uncrustify) required to run tests/checks on the TCP source code.
- tests
  - This directory contains all the tests (unit tests and CBMC) and the dependencies (FreeRTOS-Kernel/Litani-port) the tests require.
- source/portable
  - This directory contains the portable files required to compile the FreeRTOS-Plus-TCP source code for different hardware/compilers.
- source/include
  - The include directory has all the 'core' header files of FreeRTOS-Plus-TCP source.
- source
  - This directory contains all the [.c] source files.

**Note** At this time it is recommended to use BufferAllocation\_2.c in which case it is essential to use the heap\_4.c memory allocation scheme. See memory management.

**Kernel sources** The FreeRTOS Kernel Source is in FreeRTOS/FreeRTOS-Kernel repository, and it is consumed by testing/PR checks as a submodule in this repository.

The version of the FreeRTOS Kernel Source in use could be accessed at  $./{\rm test}/{\rm FreeRTOS}{\rm -Kernel}$  directory.

 $\label{eq:cbmc} CBMC \quad The \ {\rm test/cbmc/proofs} \ directory \ contains \ CBMC \ proofs.$ 

To learn more about CBMC and proofs specifically, review the training material here.

In order to run these proofs you will need to install CBMC and other tools by following the instructions here.