



NXP Jul 17, 2025

Table of contents

1	LPC	Xpresso824MAX 3
	1.1	Overview
	1.2	Getting Started with MCUXpresso SDK Package 3
		1.2.1 Getting Started with MCUXpresso SDK Package
	1.3	Getting Started with MCUXpresso SDK GitHub
		1.3.1 Getting Started with MCUXpresso SDK Repository
	1.4	Release Notes
		1.4.1 MCUXpresso SDK Release Notes
	1.5	ChangeLog
		1.5.1 MCUXpresso SDK Changelog 71
	1.6	Driver API Reference Manual 100
	1.7	Middleware Documentation 100
		1.7.1 FreeMASTER
2	LPC	
	2.1	Clock Driver
	2.2	CRC: Cyclic Redundancy Check Driver 110
	2.3	DMA: Direct Memory Access Controller Driver
	2.4	FLEXCOMM: FLEXCOMM Driver
	2.5	FLEXCOMM Driver
	2.6	I2C: Inter-Integrated Circuit Driver
	2.7	I2C DMA Driver
	2.8	I2C Driver
	2.9	I2C Master Driver
	2.10	I2C Slave Driver
		IAP: In Application Programming Driver
		INPUTMUX: Input Multiplexing Driver
		Common Driver
		LPC_ACOMP: Analog comparator Driver
		ADC: 12-bit SAR Analog-to-Digital Converter Driver
		GPIO: General Purpose I/O
		IOCON: I/O pin configuration
		MRT: Multi-Rate Timer
		PINT: Pin Interrupt and Pattern Match Driver 203
		Power Driver
		Reset Driver
		SCTimer: SCTimer/PWM (SCT)
		SPI: Serial Peripheral Interface Driver
		SPI Driver
		SWM: Switch Matrix Module
		SYSCON: System Configuration
		USART: Universal Asynchronous Receiver/Transmitter Driver
		USART DMA Driver
		USART Driver
		WKT: Self-wake-up Timer
		WWDT: Windowed Watchdog Timer Driver
	4.01	$\mathbf{v} \mathbf{v} \mathbf{D} \mathbf{i} \mathbf{v} \mathbf{D} \mathbf{i} \mathbf{v} \mathbf{n} \mathbf{u} \mathbf{u} \mathbf{v} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} \mathbf{u} u$

3		dlewar		285
	3.1	Motor	Control	285
		3.1.1	FreeMASTER	285
4	RTO	S		323
	4.1	FreeR	ΓΟς	323
		4.1.1	FreeRTOS kernel	323
		4.1.2	FreeRTOS drivers	323
		4.1.3	backoffalgorithm	323
		4.1.4	corehttp	323
		4.1.5	corejson	323
		4.1.6	coremqtt	324
		4.1.7	coremqtt-agent	324
		4.1.8	corepkcs11	324
		4.1.9	freertos-plus-tcp	324

This documentation contains information specific to the lpcxpresso824max board.

Chapter 1

LPCXpresso824MAX

1.1 Overview

LPC800 family boards and devices are fully supported by NXPs MCUXpresso suite of free software and tools, which include an Eclipse-based IDE, configuration tools and extensive SDK drivers/examples available at https://mcuxpresso.nxp.com. All boards in this series include an on-board CMSIS-DAP debug probe based on the LPC11U35 debug probe, with the option for an external debug probe such as those from SEGGER and PE Micro. Popular Arduino UNO shield boards can be used on these boards, enabling quick and easy prototyping.The LPC82x family is fully supported by NXPs MCUXpresso suite of free software and tools, which include an Eclipse-based IDE, configuration tools and extensive SDK drivers/examples available at https://mcuxpresso.nxp.com. MCUXpresso SDK includes project files for use with IDEs from lead partners Keil and IAR, and these IDEs are also fully supported by the MCUXpresso pin, clock and peripheral configuration tools.



MCU device and part on board is shown below:

- Device: LPC824
- PartNumber: LPC824M201JHI33

1.2 Getting Started with MCUXpresso SDK Package

1.2.1 Getting Started with MCUXpresso SDK Package

Overview

The NXP MCUXpresso software and tools offer comprehensive development solutions designed to optimize, ease, and help accelerate embedded system development of applications based on

general purpose, crossover, and Bluetooth-enabled MCUs from NXP. The MCUXpresso SDK includes a flexible set of peripheral drivers designed to speed up and simplify development of embedded applications. Along with the peripheral drivers, the MCUXpresso SDK provides an extensive and rich set of example applications covering everything from basic peripheral use case examples to full demo applications. The MCUXpresso SDK contains optional RTOS integrations such as FreeRTOS and Azure RTOS, and various other middleware to support rapid development.

For supported toolchain versions, see MCUXpresso SDK Release Notes (document MCUXSDKRN).

For more details about MCUXpresso SDK, see MCUXpresso Software Development Kit (SDK).



MCUXpresso SDK board support package folders

MCUXpresso SDK board support package provides example applications for NXP development and evaluation boards for Arm Cortex-M cores including Freedom, Tower System, and LPCXpresso boards. Board support packages are found inside the top-level boards folder and each supported board has its own folder (an MCUXpresso SDK package can support multiple boards). Within each <board_name> folder, there are various subfolders to classify the type of examples it contains. These include (but are not limited to):

- cmsis_driver_examples: Simple applications intended to show how to use CMSIS drivers.
- demo_apps: Full-featured applications that highlight key functionality and use cases of the target MCU. These applications typically use multiple MCU peripherals and may leverage stacks and middleware.
- driver_examples: Simple applications that show how to use the MCUXpresso SDK's peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI conversion using DMA).
- emwin_examples: Applications that use the emWin GUI widgets.
- rtos_examples: Basic FreeRTOS OS examples that show the use of various RTOS objects (semaphores, queues, and so on) and interfaces with the MCUXpresso SDK's RTOS drivers
- usb_examples: Applications that use the USB host/device/OTG stack.

Example application structure This section describes how the various types of example applications interact with the other components in the MCUXpresso SDK. To get a comprehensive

understanding of all MCUXpresso SDK components and folder structure, see *MCUXpresso SDK API Reference Manual*.

Each <code><board_name></code> folder in the boards directory contains a comprehensive set of examples that are relevant to that specific piece of hardware. Although we use the <code>hello_world</code> example (part of the <code>demo_apps</code> folder), the same general rules apply to any type of example in the <code><board_name></code> folder.

In the hello_world application folder you see the following contents:



All files in the application folder are specific to that example, so it is easy to copy and paste an existing example to start developing a custom application based on a project provided in the MCUXpresso SDK.

Locating example application source files When opening an example application in any of the supported IDEs, various source files are referenced. The MCUXpresso SDK devices folder is the central component to all example applications. It means that the examples reference the same source files and, if one of these files is modified, it could potentially impact the behavior of other examples.

The main areas of the MCUXpresso SDK tree used in all example applications are:

- $\rm devices/<device_name>:$ The device's CMSIS header file, MCUX presso SDK feature file, and a few other files
- devices/<device_name>/cmsis_drivers: All the CMSIS drivers for your specific MCU
- devices/<device_name>/drivers: All of the peripheral drivers for your specific MCU
- devices/<device_name>/<tool_name>: Toolchain-specific startup code, including vector table definitions
- $\rm devices/<device_name>/utilities:$ Items such as the debug console that are used by many of the example applications
- devices/<devices_name>/project: Project template used in CMSIS PACK new project creation

For examples containing middleware/stacks or an RTOS, there are references to the appropriate source code. Middleware source files are located in the middleware folder and RTOSes are in the rtos folder. The core files of each of these are shared, so modifying one could have potential impacts on other projects that depend on that file.

Run a demo using MCUXpresso IDE

Note: Ensure that the MCUXpresso IDE toolchain is included when generating the MCUXpresso SDK package.

This section describes the steps required to configure MCUXpresso IDE to build, run, and debug example applications. The hello_world demo application targeted for the hardware platform is used as an example, though these steps can be applied to any example application in the MCUX-presso SDK.

Select the workspace location Every time MCUXpresso IDE launches, it prompts the user to select a workspace location. MCUXpresso IDE is built on top of Eclipse which uses workspace to store information about its current configuration, and in some use cases, source files for the projects are in the workspace. The location of the workspace can be anywhere, but it is recommended that the workspace be located outside the MCUXpresso SDK tree.

Build an example application To build an example application, follow these steps.

1. Drag and drop the SDK zip file into the **Installed SDKs** view to install an SDK. In the window that appears, click **OK** and wait until the import has finished.



2. On the Quickstart Panel, click Import SDK example(s)....

🙂 Quickstart Panel 🛤 Global Variables 🔅 Variables 💁 Breakpoints 🗄 Outline	
MCUXpresso IDE - Quickstart Panel No project selected	
 Create or import a project 	
New project New project Import SDK example(s) Import project(s) from file system	
* Build your project	
Build Clean	
Debug your project	🗙 🔻 🔛 🗶 🗶
Debug * Terminate, Build and Debug	
* Miscellaneous	
Edit project settings	
Quick Settings>>	
Export project(s) to archive (zip)	
Export project(s) and references to archive (zip)	
Build all projects []	

- 3. Expand the $\operatorname{demo_apps}$ folder and select $\operatorname{hello_world.}$
- 4. Click Next.

SDK Import Wizard		
A The source from the SDK will be copied into the workspace. If you want to use linked files, please unzip the 'SDK_2.x_FRDM-K64F' SDK.	NK	
Import projects		
Project name prefix: frdmk64f_		<i>Q</i>
✓ Use default location		
Location: C:\Users\b59906\Documents\MCUXpressoIDE_10.0.0_299_beta\workspace\frdmk64f_		B <u>r</u> owse
Project Type	Project Options	
C Project C++ Project C Static Library C++ Static Library	Copy sources	
Examples	2 🖉	
		E
Name	Version	*
<pre>> cmsis_driver_examples > demo_apps > demo_apps > mbedtls > mbedtls > wifi_qca > wolfssl</pre>		E
? <u>< B</u> ack N	ext >	Cancel

5. Ensure **Redlib:** Use floating-point version of printf is selected if the example prints floating-point numbers on the terminalfor demo applications such as adc_basic, adc_burst, adc_dma, and adc_interrupt. Otherwise, it is not necessary to select this option. Then, click **Finish**.

Run an example application For more information on debug probe support in the MCUX-presso IDE, see community.nxp.com.

To download and run the application, perform the following steps:

- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debug*ger.
- 2. Connect the development platform to your PC via a USB cable.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*. Configure the terminal with these settings:
 - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD_DEBUG_UART_BAUDRATE variable in board.h file)
 - 2. No parity

3. 8 data bits

(Category:	Basic options for your PuTTY sess	sion
	 Jession Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Colours Connection Data Proxy Telnet Rlogin SSH Serial 	Specify the destination you want to connect	to Speed 115200 Serial Load Save Delete
4. 1 stop bit	About	Open	Cancel

- 4. On the **Quickstart Panel**, click **Debug** to launch the debug session.
- 5. The first time you debug a project, the **Debug Emulator Selection** dialog is displayed, showing all supported probes that are attached to your computer. Select the probe through which you want to debug and click **OK**. (For any future debug sessions, the stored probe selection is automatically used, unless the probe cannot be found.)

X Probes discovered				
Connect to target: MK64FN1M 1 probe found. Select the probe				
Available attached prob	Des			
Name	Serial number/ID	Туре	Manu	IDE Debug Mode
USB1 - OpenSDA (7A790E49	7A790E49	USB1	P&E Mi	All-Stop
Supported Probes (tick/untick to MCUXpresso IDE LinkServer		ahar		
MCUXpresso IDE LinkServer P&E Micro probes	(Inc. CIVISIS-DAP) pi	opes		
SEGGER J-Link probes				
Probe search options				
Search again				
Scaren again				
Remember my selection (for th	is Launch configura	ition)		
			ОК	Cancel

- 6. The application is downloaded to the target and automatically runs to main().
- 7. Start the application by clicking **Resume**.



The hello_world application is now running and a banner is displayed on the terminal. If not, check your terminal settings and connections.



Build a multicore example application This section describes the steps required to configure MCUXpresso IDE to build, run, and debug multicore example applications. The following steps can be applied to any multicore example application in the MCUXpresso SDK. Here, the dual-core version of hello_world example application targeted for the LPCXpresso54114 hardware platform is used as an example.

- 1. Multicore examples are imported into the workspace in a similar way as single core applications, explained in **Build an example application**. When the SDK zip package for LPCXpresso54114 is installed and available in the **Installed SDKs** view, click **Import SDK example(s)**... on the Quickstart Panel. In the window that appears, expand the LPCxx folder and select LPC54114J256. Then, select lpcxpresso54114 and click Next.
- 2. Expand the multicore_examples/hello_world folder and select **cm4**. The cm0plus counterpart project is automatically imported with the cm4 project, because the multicore examples are linked together and there is no need to select it explicitly. Click **Finish**.

The source from the SDK will be copied into the workspace. If you want to use linked files, please unzip the 'SDK_2.x_FRDM-k Import projects	K32L3A6' SDK. The advanced options page is disabled when either more than one		
S mport projects			
Project name prefix: frdmk32l3a6	2 Project name suffix:		
✓ Use default location			
ocation: C:\Users\nxa12829\Documents\MCUXpressoIDE_11.0.1	1_2530_alpha\workspace\frdmk32l3a6	Bro	'ows
Project Type	Project Options		
C Project C++ Project C Static Library C++ Static L	ibrary SDK Debug Console O Semihost O UART Example det Copy sources Import other files	ault	
xamples		🛍 🖉 🧏	.
ype to filter			
≡ erpc_matrix_multiply_mu_rtos_cm0plus	Description The Multicore eRPC Matrix Multiply project is a simple demonstration program tha ix_m The Multicore eRPC Matrix Multiply project is a simple demonstration program tha The Multicore eRPC Matrix Multiply RTOS project is a simple demonstration program	t	
	mat: The Multicore eRPC Matrix Multiply RTOS project is a simple demonstration progra The Multicore eRPC Matrix Multiply project is a simple demonstration program tha natrix. The Multicore eRPC Matrix Multiply project is a simple demonstration program tha The Multicore eRPC Matrix Multiply RTOS project is a simple demonstration program pc_n The Multicore RPC Matrix Multiply RTOS project is a simple demonstration program that the Multiply RTOS project is a simple demonstration program.	t t 	
	The Multicore Hello World demo application demonstrates how to set up projects The Multicore Hello World demo application demonstrates how to set up projects The Multicore Manager example application demonstrates advanced features of th	f	

3. Now, two projects should be imported into the workspace. To start building the multicore application, highlight the lpcxpresso54114_multicore_examples_hello_world_cm4 project (multicore master project) in the Project Explorer. Then choose the appropriate build target, **Debug** or **Release**, by clicking the downward facing arrow next to the hammer icon, as shown in the figure. For this example, select **Debug**.



The project starts building after the build target is selected. Because of the project reference settings in multicore projects, triggering the build of the primary core application (cm4) also causes the referenced auxiliary core application (cm0plus) to build.

Note: When the **Release** build is requested, it is necessary to change the build configuration of both the primary and auxiliary core application projects first. To do this, select both projects in the Project Explorer view and then right click which displays the context-sensitive menu. Select **Build Configurations** -> **Set Active** -> **Release**. This alternate navigation using the menu item is **Project** -> **Build Configuration** -> **Set Active** -> **Release**. After switching to the **Release** build configuration, the build of the multicore example can be started by triggering the primary core application (cm4) build.

ile <u>E</u> dit <u>I</u>	<u>N</u> avigat	e Se <u>a</u> rch <u>P</u> roject <u>R</u> un	FreeRTOS <u>W</u> indow	<u>H</u> elp	
3 - 🖪 🕯	d 😵	- 🐔 - 🔜 🕅 🕬		2 🗟 😿 🕪 🕅	🖷 R. R. L. 🔗 📕 🐐 • O • O
占 Project E	xplorer	🛿 🛃 Peripherals+ 🔐 R	egisters 🛛 🗶 Symbol V	iewer 🗆 🗖	Selcome Selection → Select
				⊑ 🔄 ▽	
· • • •		114_multicore_examples_he			
🛛 🖂 Ipcxp	presso54	114_multicore_examples_he	lo_world_cm4		
		New	· ·		
		Go Into			
		Сору	Ctrl+C		
	Ē	Paste	Ctrl+V		
	×	Delete	Delete		
		Source	+		
		Move			
		Rename	F2		
	2	Import			
	2	Export			
		Build Project			
		Clean Project			
		Refresh	F5		
		Close Project			
		Close Unrelated Projects			
		Build Configurations	•	Set Active	1 Debug (Debug build)
		Build Targets	+	Manage	✓ 2 Release (Release build)
		Index	•	Build All	
		Run As	•	Clean All	
		Debug As	•	Build Selected	
		Profile As	→ T		

Run a multicore example application The primary core debugger handles flashing of both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform all steps as described in **Run an example application**. These steps are common for both single-core applications and the primary side of dual-core applications, ensuring both sides of the multicore application are properly loaded and started. However, there is one additional dialogue that is specific to multicore examples which requires selecting the target core. See the following figures as reference.



Connect to target: LPC54114J256			-			
The following probes have been of P&E Micro probes SEGGER J-Link probes SEGGER J-Link probes SEGGER J-Link probes SEGGER J-Link problem (Second Context) (Se	lisabled in the	preferences:				
Available attached probes						
Name IPC-LINK2 CMSIS-DAP V5.134	Serial num A00000000		Manufa NXP Semi	IDE Debug Non-Stop	Mode	
Supported Probes (tick/untick to ena MCUXpresso IDE LinkServer (inc P&E Micro probes SEGGER J-Link probes		probes				
Probe search options						
Search again						
Remember my selection (for this L	aunch configu	ration)				
?			OK		Cancel	
0 -				×	Γ	
SWD Configuration 2 available SWD Devices detected Target 'Cortex-M4' has been sele		y be incompatible!				
Device Name	TAP Id	Details				
0 Cortex-M4 1 Cortex-M0+	0x2ba01477 0x2ba01477	APID:24770011 APID:24770011				
?		ОК	Ca	ancel		



After clicking the "Resume All Debug sessions" button, the hello_world multicore application runs and a banner is displayed on the terminal. If this is not the case, check your terminal settings and connections.



An LED controlled by the auxiliary core starts flashing, indicating that the auxiliary core has been released from the reset and running correctly. It is also possible to debug both sides of the multicore application in parallel. After creating the debug session for the primary core, perform same steps also for the auxiliary core application. Highlight the lpcxpresso54114_multicore_examples_hello_world_cm0plus project (multicore slave project) in the Project Explorer. On the Quickstart Panel, click "Debug 'lpcx-presso54114_multicore_examples_hello_world_cm0plus' [Debug]" to launch the second debug

session.

U Quickstart Pa 🕬= Global Varia 🔅 Variables 💁 Breakpo	oints 🗄 Outline	- 8	(Fur
MCUXpresso IDE - Quickstart Panel Project: Ipcxpresso54114_hello_world_cm0plus [Debug	1]	^	ণ্টি Installed SDKs 🔲 Properties 🛛 🗟 Con Property	sole
New project New project Import SDK example(s) Import project(s) from file system				
Suild Clean				
- Debug your project	🗙 🛨 🔛 🛨 🛃	-		_
Debug * Terminate, Build and Debug	X Attach to	a running	erver probes (CTRL+SHIFT+L) g target using LinkServer (CTRL+ALT+L) g LinkServer	
★ Miscellaneous	🛛 🛛 Erase flas	n using Lii	inkServer	

X w	orkspace - Develop - Ipcxpresso54114_multicore_examples_hello_world_cm4/source/hello_world_core0.c - MCUXpresso IDE
<u>F</u> ile	<u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un FreeRTOS <u>W</u> indow <u>H</u> elp
	▼ 🖩 🕼 🗞 ▼ 💁 🔌 🕨 III 🖷 M 🎿 👁 .k 🗟 沈 📴 🛄 🖷 💐 🗞 🕼 🦉 🖌 🎋 ▼ 🔘 ▼
	to Debug 🕴
	 Ipcxpresso54114_multicore_examples_hello_world_cm4 Debug [C/C++ (NXP Semiconductors) MCU Application] Ipcxpresso54114_multicore_examples_hello_world_cm4.axf [LPC54114J256 (cortex-m0plus)] Imain() at hello_world_core0.c:85 0x98a arm-none-eabi-gdb (7.12.0.20161204) Ipcxpresso54114_multicore_examples_hello_world_cm0plus Debug [C/C++ (NXP Semiconductors) MCU Application] Ipcxpresso54114_multicore_examples_hello_world_cm0plus Debug [C/C++ (NXP Semiconductors) MCU Application] Ipcxpresso54114_multicore_examples_hello_world_cm0plus Debug [C/C++ (NXP Semiconductors) MCU Application] Ipcxpresso54114_multicore_examples_hello_world_cm0plus.axf [LPC54114J256 (cortex-m0plus)] Ipcxpresso54114_multi
	R hells world could a M
	<pre> hello_world_core0.c % { uint32_t core1_image_size; vif defined(_CC_ARM) core1_image_size = (uint32_t)&Image\$\$CORE1_REGION\$\$Length; r2 #elif defined(_ICCARM_) r3 #pragma section = "sec_core" r4 core1_image_size = (uint32_t)_section_end("sec_core") - (uint32_t)&core1_image_start; r5 #endif return core1_image_size; r7 } r8 #endif r9 /*! </pre>
	80 * @brief Main function 81 */
	82⊖ int main(void) 83 { 84 /* Define the init structure for the switches*/
	<pre>\$ 85 gpio_pin_config_t sw_config = {kGPIO_DigitalInput, 0};</pre>
	<pre>86 87 /* Init board hardware.*/ 88 /* attach 12 MHz clock to FLEXCOMM0 (debug console) */ 99 CLOCK_AttachClk(kFR012M_to_FLEXCOMM0); 90 91 BOARD_InitPins_Core0(); 92 BOARD_BootClockFROHF48M(); 93 BOARD_InitDebugConsole(); 94 95 /* Init switches */ 95 /* Init switches */</pre>
	<pre>96 GPI0_PinInit(BOARD_SW1_GPI0, BOARD_SW1_GPI0_PORT, BOARD_SW1_GPI0_PIN, &sw_config); 97 GPI0_PinInit(BOARD_SW2_GPI0, BOARD_SW2_GPI0_PORT, BOARD_SW2_GPI0_PIN, &sw_config); 98</pre>

Now, the two debug sessions should be opened, and the debug controls can be used for both debug sessions depending on the debug session selection. Keep the primary core debug session selected by clicking the "Resume" button. The hello_world multicore application then starts running. The primary core application starts the auxiliary core application during runtime, and the auxiliary core application stops at the beginning of the main() function. The debug session of the auxiliary core application is highlighted. After clicking the "Resume" button, it is applied to the auxiliary core debug session. Therefore, the auxiliary core application continues its execution.



At this point, it is possible to suspend and resume individual cores independently. It is also possible to make synchronous suspension and resumption of both the cores. This is done either by selecting both opened debug sessions (multiple selections) and clicking the "Suspend" / "Resume" control button, or just using the "Suspend All Debug sessions" and the "Resume All Debug sessions" buttons.

X w	orkspace - Develop - Ipcxpresso54114_multicore_examples_hello_world_cm0plus/source/hello_world_core1.c - MCUXpresso IDE					
<u>F</u> ile	<u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>P</u> roject <u>R</u> un FreeRTOS <u>W</u> indow <u>H</u> elp					
B	▾▯▯▯≫▾≪◟▾▯▯×▯▣॥×≈,◦,,, ≂,,∞ ™ ฃ ๒,∞,∞,,,≥;,/, * • •					
	🎄 Debug 🕱					
8	 Ipcxpresso54114_multicore_examples_hello_world_cm4 Debug [C/C++ (NXP Semiconductors) MCU Application] Ipcxpresso54114_multicore_examples_hello_world_cm4.axf [LPC54114J256 (cortex-m0plus)] 					
6						
品	Thread #1 1 (Stopped) (Running)					
1010 0101	arm-none-eabi-gdb (7.12.0.20161204)					
٤,	In the case gas (inclusion control of the second control of the					
	Ipcxpresso54114_multicore_examples_hello_world_cm0plus.axf [LPC54114J256 (cortex-m0plus)]					
8	Thread #1 1 (Stopped) (Running)					
	arm-none-eabi-gdb (7.12.0.20161204)					
ወ						
(×)=						
(x)=						
•						
æ						
	c hello_world_core0.c h fsl_mailbox.h c hello_world_core1.c 🛛 c 0x190					
	59 asm("NOP"); /* delay */					
	60 }					
	61 }					
	62					
	63⊕ /*!					
	64 * @brief Main function 65 */					
	66⊖ int main(void)					
	67 {					
	68 uint32_t startupData, i;					
	69					
	<pre>70 /* Define the init structure for the output LED pin*/ 71 gpio pin config t led config = {</pre>					
	72 kGPIO DigitalOutput, 0,					
	73 };					
	74					
	75 /* Initialize MCMGR before calling its API */					
	76 MCMGR_Init(); 77					
	78 /* Get the startup data */					
	<pre>79 MCMGR_GetStartupData(kMCMGR_Core1, &startupData);</pre>					
	80					
	81 /* Make a noticable delay after the reset */					
	82 /* Use startup parameter from the master core */					
	<pre>83 for (i = 0; i < startupData; i++) 84 delay();</pre>					



Build a TrustZone example application This section describes the steps required to configure MCUXpresso IDE to build, run, and debug TrustZone example applications. The TrustZone version of the hello_world example application targeted for the MIMXRT595-EVK hardware platform is used as an example, though these steps can be applied to any TrustZone example application in the MCUXpresso SDK.

- 1. TrustZone examples are imported into the workspace in a similar way as single core applications. When the SDK zip package for MIMXRT595-EVK is installed and available in the **Installed SDKs** view, click **Import SDK example(s)...** on the Quickstart Panel. In the window that appears, expand the **MIMXRT500** folder and select **MIMXRT595S**. Then, select **evkmimxrt595** and click **Next**.
- 2. Expand the trustzone_examples/ folder and select hello_world_s. Because TrustZone examples are linked together, the non-secure project is automatically imported with the secure project, and there is no need to select it explicitly. Then, click **Finish**.

he source from the SDK will be copied into the workspace. you want to use linked files, please unzip the 'SDK_2.x_board_E' Import projects	/K-MIMXRT595' SDK. The advanced opt	tions page is disabled when either more tha	n one project has	
oject name prefix: evkmimxrt595	P	Project name suffix:		Ø.
Use <u>d</u> efault location				
cation: C:\Users\nxa13435\Documents\MCUXpressoIDE_11.0.	_2563\workspace\evkmimxrt595			Browse
		Project Options		
roject Type				
	c Library	SDK Debug Console ○ Semihost ⑧[☑ Copy sources ☑ Import other files	ART OExample default	
roject Type C Project C++ Project C Static Library C++ Stat amples me to filter	c Library	Copy sources		
C Project C++ Project C Static Library C++ Stat	c Library Description	Copy sources	<u>ک</u> ا <u>ک</u>	v ⅔ ⊨ E

3. Now, two projects should be imported into the workspace. To start building the TrustZone application, highlight the evkmimxrt595_hello_world_s project (TrustZone master project) in the Project Explorer. Then, choose the appropriate build target, **Debug** or **Release**, by clicking the downward facing arrow next to the hammer icon, as shown in following figure. For this example, select the **Debug** target.



The project starts building after the build target is selected. It is requested to build the application for the secure project first, because the non-secure project must know the secure project since CMSE library when running the linker. It is not possible to finish the non-secure project linker when the secure project since CMSE library is not ready.

Note: When the **Release** build is requested, it is necessary to change the build configuration of both the secure and non-secure application projects first. To do this, select both projects in the Project Explorer view by clicking to select the first project, then using shift-click or control-click to select the second project. Right click in the Project Explorer view to display the context-sensitive menu and select **Build Configurations** > **Set Active** > **Release**. This is also possible by using the menu item of **Project** > **Build Configuration** >**Set Active** > **Release**. After switching to the **Release** build configuration. Build the application for the secure project first.

X workspace - Welcor File Edit Navigate		ge - MCUXpresso IDE ch Project ConfigTools	Run Analysis F	reeRTOS Window He	elp	
-						• • • • x • x • • •
🍐 Project Expl 🛛	묾 P	eripherals+ 1000 Registers	🎋 Faults 🛛 🗆) Welcome 🔀		
			∄% ∎- ▽	수 수 🔳 🤣 🕶	file:///	C:/nxp/MCUXpressolDE_11.0.1_2563/ide
> 2 evkmimxrt595_k > 2 evkmimxrt595_	hello	world_ns_ <debug></debug>	>			
> 🖙 evkmimxrt595_		Go Into	í I			MCUXpresso I
						in contenesse i
		Show in Local Terminal	>			
		Сору	Ctrl+C			/-// č
	Ē	Paste	Ctrl+V			× ~
	×	Delete	Delete			
		Source Move	>			
		Rename	F2			© 2017-2019 NOP B.V.
						Welc
	_	Import Export				
	<u>ک</u>					MCUXpresso IDE provides an easy-t Cortex®-M cores, including LPC and
		Build Projects				compiling, and debugging features w debugging, and integrated configurat
	5	Clean Project	F5			Documentation
	\$1	Refresh Close Projects	C1			For information on how to get started
		Close Unrelated Project				please consult the supplied MCUXpr
		Build Configurations	>	Set Active	> V	1 Debug (Debug build)
		Build Targets	>	Manage		2 Release (Release build)
		Index	>	Build All		The MCUApresso IDE documentation
	•	Run As	>	Clean All		Help us improve MCUXpresso IDE
	-	Debug As	>	Build Selected		MCUXpresso IDE can send anonymo
	1					with which MOITS. This isfeared as a

Run a TrustZone example application To download and run the application, perform all steps as described in **Run an example application**. These steps are common for single core, and TrustZone applications, ensuring <board_name>_hello_world_s is selected for debugging.

In the Quickstart Panel, click **Debug** to launch the second debug session.

🔀 workspace - evkmimxrt595_hello_world_s/sou				– 🗆 X
	:h Project ConfigTools Run Analysis FreeRTOS]			
:□・圖 圖 ♥・♥・凾 :♥ ♥ :● 성 • 제 • ♡ ▷ ► ▷ ▪			36:3 8-3	
				Quick Access
陷 P 🔀 R 🗱 P 🚻 R 🍫 F 🖓 🗖	†∻ Debug ⊠			E Outline 🔀 (X)= Global Variables
□ ⑤ Image: Sector	Kerkmimxrt595_hello_world_s LinkServer Debug [C/ Revkmimxrt595_hello_world_s.axf [MIMXRT5955 Phrazed #11 (Surpended : Brazenoint)	(cortex-m33)]	Ŷ	📄 l ^a z 🔌 🔌 ● 🗮 ▽ 📱 fsl_device_registers.h 💾 fsl_debug_console.h
> 🍥 Project Settings > 🖑 Binaries	Welcome C hello_world.c C 0x1c04a	ic hello_world_s.c ⋈		arm_cmse.h board.h
> 👔 Includes > 😂 CMSIS > 🐸 board	51 * @brief Main function 52 */ 53⊕ int main(void) 54 {		-	 veneer_table.h tzm_config.h pin_mux.h
> 🔁 component	55 funcptr_ns ResetHandler_ns; 56			clock_config.h
> 😕 device > 冯 drivers	57 /* Init board hardware. */			# NON_SECURE_START funcptr.ns:void(*)(void)
> 😕 flash_config	<pre>> 58 BOARD_InitPins(); 59 BOARD BootClockRUN();</pre>			 SystemInitHook(void) : void
> 😕 libs	60 BOARD_InitDebugConsole();			 main(void) : int
< A hallo world or >	61 62 PRINTF("Hello from secure world!\r 63 64 /* Set non-secure main stack (MSP		-	
() Quic 💥 (x)= Vari 💁 Bre 🗖 🗖	65TZ_set_MSP_NS(*((uint32_t *)(NON	_SECURE_START)));		
	67 /* Set non-secure vector table */		>	
MCUXpresso IDE - Quicks Project: evkmimxrt595_hello_world_s	🕅 Installe 🔲 Properti 🖹 Problems 📮 Console	🗴 🦉 Terminal 🔜 Image I 🖪 Debugg		Memory ☆ ⋈= Heap and Stack Usage □ □
▼ Create or import a project		• × ½ b at P = # -	- 	1010 1010 😭 🛃 🔠 😓 🖷 🔻 🗸
 New project Import SDK example(s) Import project(s) from file system 	evkmimxrt595_hello_world_sLinkServer Debug [C/C++ (h [MCUXpresso Semihosting Telnet console for	XP Semiconductors) MCU Application] evkmimxrt	595_hello_v	<u>M + x %</u>
➤ Build your project				
Suild Clean				
▼ Debug your project				
< · · · · · · · · · · · · · · · · · · ·	<		>	
	Writable Smart Insert	25:8		U NXP MIMXRT5955* (evkmimxrworld_s)

Now, the TrustZone sessions should be opened. Click **Resume**. The hello_world TrustZone application then starts running, and the secure application starts the non-secure application during runtime.

Run a demo application using IAR

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK.

Note: IAR Embedded Workbench for Arm version 8.32.3 is used in the following example, and the IAR toolchain should correspond to the latest supported version, as described in the *MCUX*-*presso SDK Release Notes*.

Build an example application $% \mathcal{A} = \mathcal{A} = \mathcal{A}$ Do the following steps to build the $\mathcal{A} = \mathcal{A} = \mathcal{A}$ build the hello_world example application.

1. Open the desired demo application workspace. Most example application workspace files can be located using the following path:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>/<\!\!example_type\!>/<\!\!application_name\!>/iar$

Other example applications may have additional folders in their path.

2. Select the desired build target from the drop-down menu.

For this example, select **hello_world** – **debug**.



3. To build the demo application, click **Make**, highlighted in red in following figure.

i 🗅 🗅 🖴 🕋 🖴 🕹 🕹 🖓	5	C
Workspace	•	л×
Debug		•
Files	Ф	•
🖻 🌒 hello_world - Debug	~	
⊨ 🖬 🖬 board		•
-⊞ 🛋 doc		
├-⊞ 🛋 drivers		•
⊨ 🖬 🛋 source		•
🛏 🖬 startup		•
🗕 🕀 💼 utilities		•
🖵 🖬 Output		

4. The build completes without errors.

Run an example application To download and run the application, perform these steps:

- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debugger*.
- 2. Connect the development platform to your PC via USB cable.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug COM port (to determine the COM port number, see *How to determine COM port*). Configure the terminal with these settings:
 - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD_DEBUG_UART_BAUDRATE variable in the board.h file)
 - 2. No parity
 - 3. 8 data bits

E Session	Basic options for your PuTTY session
 Session Logging Terminal Keyboard Bell Features Window Appearance Behaviour Translation Selection Connection Data Proxy Telnet Rlogin SSH Serial 	Basic options for your PuTTY session Specify the destination you want to connect to Serial line Speed COM4 115200 Connection type: Raw Raw Telnet Raw Telnet Serial Image: Serial Load, save or delete a stored session Saved Sessions Default Settings Load Save Delete
	Close window on exit: Always Never Only on clean exit

4. In IAR, click the **Download and Debug** button to download the application to the target.



5. The application is then downloaded to the target and automatically runs to the $\mathrm{main}()$ function.



6. Run the code by clicking the **Go** button.



7. The hello_world application is now running and a banner is displayed on the terminal. If it does not appear, check your terminal settings and connections.



Build a multicore example application This section describes the steps to build and run a dual-core application. The demo applications workspace files are located in this folder:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/multicore_examples/<\!\!application_name\!>\!/<\!\!core_type\!>\!/iar$

Begin with a simple dual-core version of the Hello World application. The multicore Hello World IAR workspaces are located in this folder:

 $<\!\!install_dir>\!/boards/lpcxpresso54114/multicore_examples/hello_world/cm0plus/iar/hello_world_cm0plus. \\ \leftrightarrow\!eww$

 $<\!install_dir\!>\!/boards/lpcxpresso54114/multicore_examples/hello_world/cm4/iar/hello_world_cm4.eww$

Build both applications separately by clicking the **Make** button. Build the application for the auxiliary core (cm0plus) first, because the primary core application project (cm4) must know the auxiliary core application binary when running the linker. It is not possible to finish the primary core linker when the auxiliary core application binary is not ready.

Run a multicore example application The primary core debugger handles flashing both primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 - 4 as described in **Run an example application**. These steps are common for both single core and dual-core applications in IAR.

After clicking the "Download and Debug" button, the auxiliary core project is opened in the separate EWARM instance. Both the primary and auxiliary images are loaded into the device flash memory and the primary core application is executed. It stops at the default C language entry point in the *main()*function.

Run both cores by clicking the "Start all cores" button to start the multicore application.



During the primary core code execution, the auxiliary core is released from the reset. The hello_world multicore application is now running and a banner is displayed on the terminal. If this does not appear, check the terminal settings and connections.



An LED controlled by the auxiliary core starts flashing, indicating that the auxiliary core has been released from the reset and is running correctly. When both cores are running, use the "Stop all cores", and "Start all cores" control buttons to stop or run both cores simultaneously.

0: 🐟 👻 1: 📦 👻 😅 💕

Build a TrustZone example application This section describes the particular steps that must be done in order to build and run a TrustZone application. The demo applications workspace files are located in this folder:

 $<\!\!install_dir>/boards/<\!\!board_name>/trustzone_examples/<\!\!application_name>/[<\!\!core_type>]/iar/ \rightarrow<\!\!application_name>_ns/iar$

 $<\!\!install_dir>/boards/<\!board_name>/trustzone_examples/<\!application_name>/[<\!core_type>]/iar/ \\ \hookrightarrow <\!application_name>_s/iar$

Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World IAR workspaces are located in this folder:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/trustzone_examples/hello_world_hello_world_ns/iar/hello_world_world_world_world_ns/iar/hello_world_world_ns/iar/hello_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_ns/iar/hello_world_world_world_world_ns/iar/hello_world_woorld_world_world_world_world_woo$

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/trustzone_examples/hello_world_hello_world_s/iar/hello_world_s. \\ \hookrightarrow\!eww$

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/trustzone_examples/hello_world/hello_world_s/iar/hello_world.eww$

This project hello_world.eww contains both secure and non-secure projects in one workspace and it allows the user to easily transition from one project to another. Build both applications separately by clicking **Make**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project, since the CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project since CMSE library is not ready.

Run a TrustZone example application The secure project is configured to download both secure and non-secure output files, so debugging can be fully managed from the secure project. To download and run the TrustZone application, switch to the secure application project and perform steps 1 - 4 as described in **Run an example application**. These steps are common for both single core, and TrustZone applications in IAR. After clicking **Download and Debug**, both the secure and non-secure images are loaded into the device memory, and the secure application is executed. It stops at the Reset_Handler function.

😉 hello_world - IAR Embedded Wo	orkber	nch IDE	- Arm	8.32.1
File Edit View Project Debu	g Di	isassem	ibly (CMSIS-DAP Tools Window Help
1 b b 🖻 🖻 🕒 I X 🗅 C		D C		💽 < Q, > ⇆ HE < 👎 > Q, 🗎 🖿 🌒 🕢 🖂 🕞 🖉 🗢 🛛 🖓 🖬 🖉 🗢 🕄 🖓 🖓 H 🔸 🖬 🖉 🖬 🖓
Workspace	•	ąΧ	start	tup_LPC55569_cm33_core0.s x hello_world_ns.c
hello_world_s - debug		~		
Files	ø	•		_Vectors_End
🗆 🗖 hello_world	-			
⊨ hello_world_s - de	~			Vectors BOU vector table
⊨ 🖶 🌒 hello_world_ns - debug				_Vectors EQU _vector_table _Vectors_Size EQU _Vectors_EndVectors
				//////////////////////////////////////
				;; Default interrupt handlers.
				77
				THUMB
				TIOND
				PUBWEAK Reset_Handler
				SECTION .text:CODE:REORDER:NOROOT(2)
			-	Reset_Handler CPSID I ; Mask interrupts
			7	LDR R0, =sfb(CSTACK)
				MSR MSPLIM, R0
				LDR R0, =SystemInit
				BLX R0 CPSIE I ; Unmask interrupts
				LDR R0, = iar program start
				BX R0
				PUBWEAK NMI Handler
				SECTION .text:CODE:REORDER:NOROOT(1) NMI Handler
				B.
				PUBWEAK HardFault_Handler
				SECTION .text:CODE:REORDER:NOROOT(1) HardFault Handler
				B.

Run the code by clicking **Go** to start the application.

The TrustZone hello_world application is now running and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



Note: If the application is running in RAM (debug/release build target), in **Options****>****Debugger** > **Download** tab, disable **Use flash loader(s)**. This can avoid the _ns download issue on i.MXRT500.

File Edit View Project CMSIS-DAP Tools	
D C 🖸 🛍 🖌 🖴 🖴 🖆 🖆	- < Q > \$ ⊨ < Q > 3 ⊨ = 0
	Options for node "hello_world_s" X
	Options for node "hello_world_5" X Category: Factory Settings General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Output Converter Verify download Debugger Suppress download Simulator Override default.board file StoOLKIT_DIR\$\config!flashloader\NXP\FlashIMXRT Edit GDB Server Perform mass erase before flashing J-Link/J-Trace Perform mass erase before flashing
Overview hello_world_s hello_world_ns Debug Log Log Word Log	Nu-Link PE micro ST-LINK Third-Party Driver TI MSP-FET TI XDS
Wed Jan 09, 2019 18:03:35: MultiCore: S Wed Jan 09, 2019 18:03:35: There was 1 Wed Jan 09, 2019 18:03:35: Could not go	

Run a demo using Keil MDK/µVision

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK.

Install CMSIS device pack After the MDK tools are installed, Cortex Microcontroller Software Interface Standard (CMSIS) device packs must be installed to fully support the device from a debug perspective. These packs include things such as memory map information, register definitions, and flash programming algorithms. Follow these steps to install the appropriate CMSIS pack.

1. Open the MDK IDE, which is called µVision. In the IDE, select the **Pack Installer** icon.

١	γ μ	/ision	n															
	File	Edi	t V	/iew	Proj	ect	Flash	D	ebug	Per	ipher	als	Tool	s s	SVCS	Wi	ndo	N
*****		6		Ø	*	E _D	8	5	6	-	⇒	1ª	12	13	限			- //
*****	٨					LOAD							8	÷	5	*	Ŷ	@

2. After the installation finishes, close the Pack Installer window and return to the $\mu\text{V}\textsc{ision}$ IDE.

Build an example application

1. Open the desired example application workspace in:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/<\!\!example_type\!>\!/<\!\!application_name\!>\!/mdk$

The workspace file is named as $<\!{\rm demo_name}\!>.{\rm uvmpw}.$ For this specific example, the actual path is:

2. To build the demo project, select **Rebuild**, highlighted in red.



3. The build completes without errors.

Run an example application To download and run the application, perform these steps:

- 1. Ensure the host driver for the debugger firmware has been installed. See *On-board debugger*.
- 2. Connect the development platform to your PC via USB cable using USB connector.
- 3. Open the terminal application on the PC, such as PuTTY or TeraTerm and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*. Configure the terminal with these settings:
 - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD_DEBUG_UART_BAUDRATE variable in the board.h file)
 - 2. No parity
 - 3. 8 data bits

Category:								
	Basic options for your PuTTY session							
Logging	Specify the destination you want to connect to							
- Keyboard - Bell - Features - Window - Appearance - Behaviour - Translation - Selection - Colours	Serial line Speed COM4 115200 Connection type: Raw Raw Telnet Rlogin Load, save or delete a stored session Saved Sessions							
Connection Data Proxy Telnet Rlogin SSH Serial	Default Settings Load Save Delete							
	Close window on exit: Always Never Only on clean exit							
About	Open Cancel							

4. In μ Vision, after the application is built, click the **Download** button to download the application to the target.



5. After clicking the **Download** button, the application downloads to the target and is running. To debug the application, click the **Start/Stop Debug Session** button, highlighted in red.



6. Run the code by clicking the **Run** button to start the application.



The hello_world application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



Build a multicore example application This section describes the steps to build and run a dual-core application. The demo applications workspace files are located in this folder:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/multicore_examples/<\!\!application_name\!>\!/<\!\!core_type\!>\!/mdk$

Begin with a simple dual-core version of the Hello World application. The multicore Hello World Keil MSDK/µVision workspaces are located in this folder:

 $<\!\!install_dir>/boards/lpcxpresso54114/multicore_examples/hello_world/cm0plus/mdk/hello_world_ \rightarrow cm0plus.uvmpw$

 $<\!\!install_dir\!>\!/boards/lpcxpresso54114/multicore_examples/hello_world/cm4/mdk/hello_world_cm4.uvmpw$

Build both applications separately by clicking the **Rebuild** button. Build the application for the auxiliary core (cm0plus) first because the primary core application project (cm4) must know the auxiliary core application binary when running the linker. It is not possible to finish the primary core linker when the auxiliary core application binary is not ready.

Run a multicore example application The primary core debugger flashes both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 - 5 as described in **Run an example application**. These steps are common for both single-core and dual-core applications in μ Vision.

Both the primary and the auxiliary image is loaded into the device flash memory. After clicking the "Run" button, the primary core application is executed. During the primary core code execution, the auxiliary core is released from the reset. The hello_world multicore application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



An LED controlled by the auxiliary core starts flashing indicating that the auxiliary core has been released from the reset and is running correctly.

Attach the running application of the auxiliary core by opening the auxiliary core project in the second μ Vision instance and clicking the "Start/Stop Debug Session" button. After this, the second debug session is opened and the auxiliary core application can be debugged.



Arm describes multicore debugging using the NXP LPC54114 Cortex-M4/M0+ dual-core processor and Keil uVision IDE in Application Note 318 at www.keil.com/appnotes/docs/apnt_318.asp. The associated video can be found here.

Build a TrustZone example application This section describes the particular steps that must be done in order to build and run a TrustZone application. The demo applications workspace files are located in this folder:

Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World Keil MSDK/µVision workspaces are located in this folder:

 $<\!\!install_dir>\!/boards/<\!\!board_name>/trustzone_examples/hello_world/hello_world_ns/mdk/hello_world_world_ns.uvmpw$

 $<\!\!install_dir>/boards/<\!\!board_name>/trustzone_examples/hello_world_hello_world_s/mdk/hello_world_s. \\ \rightarrow uvmpw$
$<\!\!install_dir>/boards/<\!\!board_name>/trustzone_examples/hello_world/hello_world_s/mdk/hello_world. \\ \hookrightarrow\!uvmpw$

This project hello_world.uvmpw contains both secure and non-secure projects in one workspace and it allows the user to easily transition from one project to another.

Build both applications separately by clicking **Rebuild**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project since CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project because CMSE library is not ready.

Run a TrustZone example application The secure project is configured to download both secure and non-secure output files so debugging can be fully managed from the secure project.

To download and run the TrustZone application, switch to the secure application project and perform steps as described in **Run an example application**. These steps are common for single core, dual-core, and TrustZone applications in μ Vision. After clicking **Download and Debug**, both the secure and non-secure images are loaded into the device flash memory, and the secure application is executed. It stops at the main() function.



Run the code by clicking **Run** to start the application.

The hello_world application is now running and a banner is displayed on the terminal. If not, check your terminal settings and connections.



Run a demo using Arm GCC

This section describes the steps to configure the command-line Arm GCC tools to build, run, and debug demo applications and necessary driver libraries provided in the MCUXpresso SDK. The hello_world demo application is targeted which is used as an example.

Set up toolchain This section contains the steps to install the necessary components required to build and run an MCUXpresso SDK demo application with the Arm GCC toolchain, as supported by the MCUXpresso SDK. There are many ways to use Arm GCC tools, but this example focuses on a Windows operating system environment.

Install GCC Arm Embedded tool chain Download and run the installer from GNU Arm Embedded Toolchain. This is the actual toolset (in other words, compiler, linker, and so on). The GCC toolchain should correspond to the latest supported version, as described in **MCUXpresso SDK Release Notes**.

Install MinGW (only required on Windows OS) The Minimalist GNU for Windows (MinGW) development tools provide a set of tools that are not dependent on third-party C-Runtime DLLs (such as Cygwin). The build environment used by the MCUXpresso SDK does not use the MinGW build tools, but does leverage the base install of both MinGW and MSYS. MSYS provides a basic shell with a Unix-like interface and tools.

- 1. Download the latest MinGW mingw-get-setup installer from MinGW.
- 2. Run the installer. The recommended installation path is $\rm C:\MinGW$, however, you may install to any location.

Note: The installation path cannot contain any spaces.

3. Ensure that the mingw32-base and msys-base are selected under Basic Setup.

🏇 MinGW Installation Manager					
Installation Package Settings					
Basic Setup	Package	Class	Installed Version	Repository Version	Description
All Packages	mingw-developer-tool	bin		2013072300	An MSYS Installation for MinGW Developers (meta)
	🐑 mingw32-base	bin		2013072200	A Basic MinGW Installation
	mingw32-gcc-ada	bin		4.8.1-4	The GNU Ada Compiler
	mingw32-gcc-fortran	bin		4.8.1-4	The GNU FORTRAN Compiler
	mingw32-gcc-g++	bin		4.8.1-4	The GNU C++ Compiler
	mingw32-gcc-objc	bin		4.8.1-4	The GNU Objective-C Compiler
	🐑 msys-base	bin		2013072300	A Basic MSYS Installation (meta)

4. In the **Installation** menu, click **Apply Changes** and follow the remaining instructions to complete the installation.

🏇 MinGW Installation N	lanager		
Installation Package	Settings		
Update Catalogue			Package
Mark All Upgrades			mingw-developer-tool
Apply Changes		9	mingw32-base
		- 12	mingw32-gcc-ada
Quit	Alt+F4		mingw32-gcc-fortran
		ΠÜ	mingw32-gcc-g++
			mingw32-gcc-objc
		5	msys-base

5. Add the appropriate item to the Windows operating system path environment variable. It can be found under Control Panel->System and Security->System->Advanced System Settings in the Environment Variables... section. The path is: <mingw_install_dir>\bin

Assuming the default installation path, C: \MinGW , an example is shown below. If the path is not set correctly, the toolchain will not work.

Note: If you have C:MinGW(msys(x,x)) in your PATH variable (as required by Kinetis SDK 1.0.0), remove it to ensure that the new GCC build system works correctly.

mputer Name Hardw	vare Advanced System Protection Remote
nvironment Variable	es 🛛 🕅
Edit System Varia	able 🛛
Variable name:	Path
Variable value:	ogram Files (x86)\CMake\bin;C:\MinGW\bin
	OK Cancel
	OK Cancel
System variables	OK Cancel
System variables Variable	OK Cancel Value
Variable	Value
Variable	Value Windows_NT
Variable OS Path	Value Windows_NT C:\Program Files (x86)\Parallels\Parallel .COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;
Variable OS Path PATHEXT	Value Windows_NT C:\Program Files (x86)\Parallels\Parallel .COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;

Add a new system environment variable for ARMGCC_DIR Create a new system environment variable and name it as ARMGCC_DIR. The value of this variable should point to the Arm GCC Embedded tool chain installation path. For this example, the path is:

C:\Program Files (x86)\GNU Tools Arm Embedded \8 2018-q4-major

See the installation folder of the GNU Arm GCC Embedded tools for the exact pathname of your installation.

Short path should be used for path setting, you could convert the path to short path by running command for %I in (.) do echo %-sI in above path.

		×
ser variables for Variable	Value	
OneDrive	C:\Users\	\OneDrive - NXP
OneDriveConAmercial	C:\Users\	\OneDrive - NXP
Path		bin;C:\Users\nxa07599\AppData\Local\Micros
PATHEXT		.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC;.RB;.RB
TEMP	C:\Users\	\AppData\Local\Temp
TMP	C:\Users\	\AppData\Local\Temp
User Variable		×
User Variable able name: ARMGCC		×
able name: ARMGCC	_DIR RA~2\GNUTOO~1\	×
able name: ARMGCC		×
able name: ARMGCC able value: C:\PROGF owse Directory B IAR_WORKBENCH	RA~2\GNUTOO~1\ rowse File C:\Program File	S2018-~1 OK Cancel
able name: ARMGCC able value: C:\PROGF owse Directory B IAR_WORKBENCH JLINK_DIR	RA~2\GNUTOO~1\ rowse File C:\Program File C:\Program File	S2018-~1 OK Cancel ss (x86)\IAR Systems\Embedded Workbench 8.2 ss (x86)\SEGGER\JLink_V640
able name: ARMGCC able value: C:\PROGF owse Directory B IAR_WORKBENCH	RA~2\GNUTOO~1\ rowse File C:\Program File	S2018-~1 OK Cancel ss (x86)\IAR Systems\Embedded Workbench 8.2 ss (x86)\SEGGER\JLink_V640

Install CMake

Windows OS

- 1. Download CMake 3.0.x from www.cmake.org/cmake/resources/software.html.
- 2. Install CMake, ensuring that the option **Add CMake to system PATH** is selected when installing. The user chooses to select whether it is installed into the PATH for all users or just the current user. In this example, it is installed for all users.

A CMake 3.0.2 Setup		
	Install Options Choose options for installing CMake 3.0.2	
By default CMake doe	s not add its directory to the system PATH.	
Add CMake to the	to the system PATH system PATH for all users system PATH for current user	
Create CMake Des	ktop Icon	
Nullsoft Install System v2	2.46 < Back Next :	Cancel

- 3. Follow the remaining instructions of the installer.
- 4. You may need to reboot your system for the PATH changes to take effect.
- 5. Make sure ${\rm sh.exe}$ is not in the Environment Variable PATH. This is a limitation of ${\rm mingw32-make.}$

Linux OS It depends on the distributions of Linux Operation System. Here we use Ubuntu as an example.

Open shell and use following commands to install cmake and its version. Ensure the cmake version is above 3.0.x.

\$ sudo apt-get install cmake \$ cmake --version

Build an example application To build an example application, follow these steps.

 Open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to Programs >GNU Tools Arm Embedded <version> and select GCC Command Prompt.



2. Change the directory to the example application project directory which has a path similar to the following:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/<\!\!example_type\!>\!/<\!\!application_name\!>\!/armgcc$

For this example, the exact path is:

Note: To change directories, use the cd command.

3. Type **build_debug.bat** on the command line or double click on **build_debug.bat** file in Windows Explorer to build it. The output is as shown in following figure.



Run an example application This section describes steps to run a demo application using J-Link GDB Server application. To install J-Link host driver and update the on-board debugger firmware to Jlink firmware, see *On-board debugger*.

After the J-Link interface is configured and connected, follow these steps to download and run the demo applications:

- 1. Connect the development platform to your PC via USB cable between the on-board debugger USB connector and the PC USB connector. If using a standalone J-Link debug pod, connect it to the SWD/JTAG connector of the board.
- 2. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see *How to determine COM port*). Configure the terminal with these settings:
 - 1. 115200 or 9600 baud rate, depending on your board (reference BOARD_DEBUG_UART_BAUDRATE variable in board.h file)
 - 2. No parity
 - 3. 8 data bits
 - 4. 1 stop bit

🕵 PuTTY Configuration			\times			
Category:						
	Basic option	s for your PuTTY sess	sion			
Logging	Specify the destination	you want to connect	to			
Keyboard	Serial line		Speed			
- Bell - Features	COM4 115200					
☐ Window	Connection type: Raw Telnet	◯ Rlogin ◯ SSH	• Serial			
- Behaviour - Translation - Selection - Colours	-Load, save or delete a s Saved Sessions	stored session				
 Connection Data 	Default Settings		Load			
Proxy Telnet			Save			
Rlogin ⊞ SSH Serial			Delete			
	Close window on exit: Always	er Only on clear 	an exit			
About		Open	Cancel			

3. To launch the application, open the Windows **Start** menu and select **Programs** > **SEGGER** > **J-Link** <**version**> **J-Link GDB Server**.

Note: It is assumed that the J-Link software is already installed.

The SEGGER J-Link GDB Server Config settings dialog appears.

- 4. Make sure to check the following options.
 - 1. **Target interface**: The debug connection on board uses internal SWD signaling. In case of a wrong setting J-Link is unable to communicate with device under test.
 - 2. Script file: If required, a J-Link init script file can be used for board initialization. The file with the ".jlinkscript" file extension is located in the <install_dir>/boards/ <board_name>/ directory.
 - 3. Under the **Server settings**, check the GDB port for connection with the gdb target remote command. For more information, see step 9.
 - 4. There is a command line version of J-Link GDB server "JLinkGDBServerCL.exe". Typical path is C:\Program Files\SEGGER\JLink\. To start the J-Link GDB server with the same settings as are selected in the UI, you can use these command line options.

🔜 SEGGER J-Link GDB Server	V7.94b Config X
Connection to J-Link	
💿 USB 🛛 🗹 SN / Nickname	0
⊖ TCP/IP	
Target device	
MIMXRT1021xxx4A	
Little Endian 💌	
Flash banks	
BaseAddr Name	Loader
0x60000000 External QSPI flash	Default 👻
Target interface a)	
SWD	-
Speed	
Auto Selection	
Adaptive clocking	
O Fixed 4000 ▼ kHz	
Script file (optional) b)	
L	
Server settings	
Init registers	
Localhost only	
Generate logfile C	
GDB port <u>?</u> 2331	
SWO port ? 2332	
Telnet port 2 2333	
Command line option d	
-select USB=0 -device MIMXRT1 SWD -speed 4000 -noir -Localho 2331 -SWOPort 2332 -TelnetPort	stOnly -nologtofile -port
ОК	Cancel

5. After it is connected, the screen should look like this figure:

SEGGER J-Link GDB Server V6.46g	-	×
GDB Waiting for connection J-Link Connected SWD 4000 kHz Device L3A60xx_M4 (Halted) 3.29V little endian Clear Log	Stay on top Show log windd Generate logfild Verify download	е
<pre>Firmware: J-Link Lite-FSL V1 compiled Jun 25 2012 16:40:07 Hardware: V1.00 S/N: 361000738 Checking target voltage Target voltage: 3.29 V Listening on TCP/IP port 2331 Connecting to target Connected to target Waiting for GDB connection</pre>		^ ~
0 bytes downloaded Connect	ted to target	

6. If not already running, open a GCC Arm Embedded tool chain command window. To launch the window, from the Windows operating system Start menu, go to **Programs - GNU Tools Arm Embedded <version>** and select **GCC Command Prompt**.

GNU Tools for ARM Embedded Process
Documentation
GCC Command Prompt
Uninstall GNU Tools for ARM Embed

7. Change to the directory that contains the example application output. The output can be found in using one of these paths, depending on the build target selected:

<install_dir>/boards/<board_name>/<example_type>/<application_name>/armgcc/debug <install_dir>/boards/<board_name>/<example_type>/<application_name>/armgcc/release

8. Run the arm-none-eabi-gdb.exe <application_name>.elf command. For this example, it is arm-none-eabi-gdb.exe hello_world.elf.



- 9. Run these commands:
 - 1. target remote localhost:2331
 - 2. monitor reset
 - 3. monitor halt
 - 4. load
 - $5. \ \mathrm{monitor} \ \mathrm{reset}$
- 10. The application is now downloaded and halted. Execute the monitor go command to start the demo application.

The hello_world application is now running and a banner is displayed on the terminal. If this does not appear, check your terminal settings and connections.



Build a multicore example application This section describes the steps to build and run a dual-core application. The demo application build scripts are located in this folder:

 $<\!\!install_dir\!>\!/boards/\!<\!\!board_name\!>\!/multicore_examples/<\!\!application_name\!>\!/<\!\!core_type\!>\!/armgcc$

Begin with a simple dual-core version of the Hello World application. The multicore Hello World GCC build scripts are located in this folder:

 $<\!\!install_dir\!>\!/boards/lpcxpresso54114/multicore_examples/hello_world/cm0plus/armgcc/build_debug.bat$

 $<\!\!install_dir\!>\!/boards/lpcxpresso54114/multicore_examples/hello_world/cm4/armgcc/build_debug.bat$

Build both applications separately following steps for single core examples as described in **Build** an example application.

GCC Command Prompt - build_debug.bat	_		×
[47%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/dd drivers/fsl common.c.obj	evices/K3	32L3A60,	<u>/</u> ^
<pre>[52%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/dd drivers/fsl msmc.c.obj</pre>	evices/K3	32L3A60,	/
[56%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/de	evices/K3	32L3A60,	/
utilities/debug_console/fsl_debug_console.c.obj [60%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/de wildidies/featurestes.etd	evices/K3	32L3A60,	/
utilities/fsl_assert.c.obj [65%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/de [75%] Suilding C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/de	evices/K3	32L3A60,	/
utilities/str/fsl_str.c.obj [69%] Building C_object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/co			1
puart_adapter.c.obj [73%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/co			1
_manager/serial_manager.c.obj [78%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/co			1
_manager/serial_port_uart.c.obj [82%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/cc			/
generic_list.c.obj [86%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/de	evices/K3	32L3A60,	/
system_K32L3A60_cm0plus.c.obj [91%] Building ASM object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/		/K32L3A0	6
0/gcc/startup_K32L3A60_cm0plus.S.obj [95%] Building C object CMakeFiles/hello_world_cm0plus.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/mi			с
ore/mcmgr/src/mcmgr.c.obj [100%] Linking C executable debug\hello_world_cm0plus.elf			
[100%] Built target hello_world_cm0plus.elf			
c:\packages\SDK_2.6.0_FRDM-K32L3A6_RC1\boards\frdmk32l3a6\multicore_examples\hello_world\cm0plus\armgcc>] se)	(F "" ==	"" (pau	u
Press any key to continue			v
GCC Command Prompt - build_debug.bat			<
[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fs1_lpuart.c.obj	es/K32L3A	\60/dri\	<u>۲</u>
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj</pre>	es/K32L3A	\60/dri∖ \60/dri∖	v ^ v
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj</pre>	25/K32L3A 25/K32L3A 25/K32L3A	\60/dri\ \60/dri\ \60/dri\	v ^ v
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fs1_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fs1_common.c.obj [58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device</pre>	25/K32L3A 25/K32L3A 25/K32L3A	\60/dri\ \60/dri\ \60/dri\	v ^ v
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device</pre>	25/K32L3A 25/K32L3A 25/K32L3A 25/K32L3A	A60/driv A60/driv A60/driv A60/util	v ^ v 1
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A	A60/driv A60/driv A60/driv A60/util	v ^ v 1
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/stabug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/stabug_console/fsl_debug_console.c.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A	A60/driv A60/driv A60/driv A60/util A60/util	v ^ v 1
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [58%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_assert.c.obj [70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/comport t_adapter.c.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A nents/uar	A60/driv A60/driv A60/driv A60/util A60/util A60/util rt/lpuan	v ^ v 1 1
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [65%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/uar	A60/driv A60/driv A60/driv A60/util A60/util A60/util rt/lpuar	v ^ v l l n
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor _adapter.c.obj [79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor _adapter.c.obj [79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/uar hents/uar hents/ser	A60/driv A60/driv A60/driv A60/uti A60/uti A60/uti rt/lpuan rtial_man	v ^ v l l n n
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [65%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [77%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor dager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/L3A hents/uar hents/ser hents/ser	A60/driv A60/driv A60/driv A60/util A60/util A60/util rt/lpuan rial_man rial_man	v ^ v l l n n
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/sfsl_assert.c.obj [70%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/sfsl_assert.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_port_uart.c.obj [87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_port_uart.c.obj [87%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [97%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [97%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [97%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/cdevice em_K32L3A60_em4.c.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/uar hents/uar hents/ser hents/ser hents/lis	A60/driv A60/driv A60/driv A60/uti: A60/uti: A60/uti: rt/lpuan rial_man rial_man sts/gene	v ^ v l l n n t
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [65%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor gager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor gager/serial_port_uart.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ic_list.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ric_list.c.obj [91%] Building ASM object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [91%] Building C executable debug\hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [106%] Linking C executable debug\hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.S.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/uar hents/uar hents/ser hents/ser hents/lis	A60/driv A60/driv A60/driv A60/uti: A60/uti: A60/uti: rt/lpuan rial_man rial_man sts/gene	v ^ v l l n n t
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [52%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [62%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [79%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ager/serial_manager.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ric_list.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [100%] Linking C executable debug\hello_world_cm4.elf [100%] Built target hello_world_cm4.elf</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/L3A hents/uar hents/ser hents/ser hents/lis es/K32L3A ices/K32L	A60/driv A60/driv A60/driv A60/util A60/util A60/util A60/util A60/util A60/util A60/syst A60/syst A60/syst	v ^ v l l n n t
<pre>[50%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_lpuart.c.obj [54%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_common.c.obj [55%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ers/fsl_msmc.c.obj [65%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/str/fsl_str.c.obj [66%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [76%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/fsl_assert.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device ities/debug_console/fsl_debug_console.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor t_adapter.c.obj [75%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor gager/serial_port_uart.c.obj [83%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor gager/serial_port_uart.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ic_list.c.obj [91%] Building C object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/compor ric_list.c.obj [91%] Building ASM object CMakeFiles/hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [91%] Building C executable debug\hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.c.obj [106%] Linking C executable debug\hello_world_cm4.elf.dir/C_/packages/SDK_2.6.0_FRDM-K32L3A6_RC1/device m_K32L3A60_cm4.S.obj</pre>	es/K32L3A es/K32L3A es/K32L3A es/K32L3A es/K32L3A hents/L3A hents/uar hents/ser hents/ser hents/lis es/K32L3A ices/K32L	A60/driv A60/driv A60/driv A60/uti: A60/uti: A60/uti: rt/lpuan rial_man rial_man sts/gene	v ^ v l l n n t

Run a multicore example application When running a multicore application, the same prerequisites for J-Link/J-Link OpenSDA firmware, and the serial console as for the single-core application, applies, as described in **Run an example application**.

The primary core debugger handles flashing of both the primary and the auxiliary core applications into the SoC flash memory. To download and run the multicore application, switch to the primary core application project and perform steps 1 to 10, as described in **Run an example application**. These steps are common for both single-core and dual-core applications in Arm GCC.

Both the primary and the auxiliary image is loaded into the SPI flash memory. After execution of the monitor go command, the primary core application is executed. During the primary core code execution, the auxiliary core code is reallocated from the flash memory to the RAM, and the auxiliary core is released from the reset. The hello_world multicore application is now running

and a banner is displayed on the terminal. If this is not true, check your terminal settings and connections.



Build a TrustZone example application This section describes the steps to build and run a TrustZone application. The demo application build scripts are located in this folder:

 $<\!\!install_dir>/boards/<\!\!board_name>/trustzone_examples/<\!\!application_name>/[<\!\!core_type>]/ \\ \hookrightarrow <\!\!application_name>_ns/armgcc$

 $<\!\!install_dir>/boards/<\!\!board_name>/trustzone_examples/<\!\!application_name>/[<\!\!core_type>]/ \\ \hookrightarrow <\!\!application_name>_s/armgcc$

Begin with a simple TrustZone version of the Hello World application. The TrustZone Hello World GCC build scripts are located in this folder:

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/trustzone_examples/hello_world/hello_world_ns/armgcc/build_ \rightarrow\!debug.bat$

 $<\!\!install_dir\!>\!/boards/<\!\!board_name\!>\!/trustzone_examples/hello_world_hello_world_s/armgcc/build_ \rightarrow\!debug.bat$

Build both applications separately, following steps for single core examples as described in **Build an example application**. It is requested to build the application for the secure project first, because the non-secure project must know the secure project, since CMSE library is running the linker. It is not possible to finish the non-secure project linker with the secure project because the CMSE library is not ready.

C:\WINDOWS\system32\cmd.exe	_		\times
[55%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S	/uti	lities	/fs ^
L_assert.c.obj [59%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/uart/us			r. c
.00) [62%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S flexspi.c.obj			s1_
[66%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S			s1_
cache.c.obj [70%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_ t transmissive			ria
l_manager.c.obj [74%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_ port_uart.c.obj			ria
[777] Building ASM object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT59 1 MIMXRT595S cm33.S.obj			rtu
[81%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/lists/g			t.c
.obj [85%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S usart.c.obj			sl_
[88%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S			s1_
flexcomm.c.obj [92%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S upio.c.obj			s1_
[96%] Building C object CMakeFiles/hello_world_s.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S ian_c_obj			sl_
[100%] Linking C executable debug\hello_world_s.elf [100%] Built target hello_world_s.elf			
C:\nxp\SDK_2.6.0_EVK-MIMXRT595\boards\evkmimxrt595\trustzone_examples\hello_world\hello_world_s\armgcc>IF "		‴″ (p	aus
Press any key to continue 🗕			\sim

C:\WINDOWS\system32\cmd.exe		×
[52%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/uart/usart_a	adapte:	c. ^
[569] [568] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/util sl assert.c.obj		/ f
60%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv flexspi.c.obj		s1
[64%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv cache.c.obi		sl
[68%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_manag al manager.c.obj		ri
[72%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/serial_manag		ri
al_port_uart.c.obj [76%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv		s1
_usart.c.obj [80%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/components/lists/generi c.obj		t.
[84%] Building ASM object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/gc up MIMXRT595S cm33.S.obj		rt
<pre>[88%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv flexcomm.c.obj</pre>		s1
[92%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv gpio.c.obj		s1
[96%] Building C object CMakeFiles/hello_world_ns.elf.dir/C_/nxp/SDK_2.6.0_EVK-MIMXRT595/devices/MIMXRT595S/driv		sl
_iap.c.obj [100%] Linking C executable debug\hello_world_ns.elf [100%] Built target hello_world_ns.elf		
C:\nxp\SDK_2.6.0_EVK-MIMXRT595\boards\evkmimxrt595\trustzone_examples\hello_world\hello_world_ns\armgcc>IF "" == se) Press any key to continue	"" (p	au ~

Run a TrustZone example application When running a TrustZone application, the same prerequisites for J-Link/J-Link OpenSDA firmware, and the serial console as for the single core application, apply, as described in **Run an example application**.

To download and run the TrustZone application, perform steps 1 to 10, as described in **Run an example application**. These steps are common for both single core and TrustZone applications in Arm GCC.

Then, run these commands:

- $1. \ {\rm arm-none-eabi-gdb.exe}$
- 2. target remote localhost:2331
- 3. monitor reset
- 4. monitor halt
- 5. monitor exec SetFlashDLNoRMWThreshold = 0x20000
- 6. load <install_dir>/boards/evkmimxrt595/trustzone_examples/hello_world/hello_world_ns/ armgcc/debug/hello_world_ns.elf
- 8. monitor reset

The application is now downloaded and halted. Execute the ${\rm c}$ command to start the demo application.



MCUXpresso Config Tools

MCUXpresso Config Tools can help configure the processor and generate initialization code for the on chip peripherals. The tools are able to modify any existing example project, or create a new configuration for the selected board or processor. The generated code is designed to be used with MCUXpresso SDK version 24.12.00 or later.

Following table describes the tools included in the MCUXpresso Config Tools.

Config Tool	Description	Im- age
Pins tool	For configuration of pin routing and pin electrical properties.	
Clock tool	For system clock configuration	
Peripher- als tools	For configuration of other peripherals	Ŷ
TEE tool	Configures access policies for memory area and peripherals helping to protect and isolate sensitive parts of the application.	\bigcirc
Device Config- uration tool	Configures Device Configuration Data (DCD) contained in the program image that the Boot ROM code interprets to set up various on-chip pe- ripherals prior to the program launch.	*

MCUXpresso Config Tools can be accessed in the following products:

- **Integrated** in the MCUXpresso IDE. Config tools are integrated with both compiler and debugger which makes it the easiest way to begin the development.
- **Standalone version** available for download from www.nxp.com/mcuxpresso. Recommended for customers using IAR Embedded Workbench, Keil MDK μVision, or Arm GCC.
- **Online version** available on mcuxpresso.nxp.com. Recommended doing a quick evaluation of the processor or use the tool without installation.

Each version of the product contains a specific *Quick Start Guide* document MCUXpresso IDE Config Tools installation folder that can help start your work.

How to determine COM port

This section describes the steps necessary to determine the debug COM port number of your NXP hardware development platform. All NXP boards ship with a factory programmed, onboard debug interface, whether it is based on MCU-Link or the legacy OpenSDA, LPC-Link2, P&E Micro OSJTAG interface. To determine what your specific board ships with, see *Default debug interfaces*.

1. Linux: The serial port can be determined by running the following command after the USB Serial is connected to the host:

\$ dmesg | grep "ttyUSB" [503175.307873] usb 3-12: cp210x converter now attached to ttyUSB0 [503175.309372] usb 3-12: cp210x converter now attached to ttyUSB1

There are two ports, one is for core0 debug console and the other is for core1.

2. Windows: To determine the COM port open Device Manager in the Windows operating system. Click the **Start** menu and type **Device Manager** in the search bar.

In the Device Manager, expand the **Ports (COM & LPT)** section to view the available ports. The COM port names are different for all the NXP boards.

1. CMSIS-DAP/mbed/DAPLink interface:



On-board Debugger

This section describes the on-board debuggers used on NXP development boards.

On-board debugger MCU-Link MCU-Link is a powerful and cost effective debug probe that can be used seamlessly with MCUXpresso IDE, and is also compatible with 3rd party IDEs that support CMSIS-DAP protocol. MCU-Link also includes a USB to UART bridge feature (VCOM) that can be used to provide a serial connection between the target MCU and a host computer. MCU-Link features a high-speed USB interface for high performance debug. MCU-Link is compatible with Windows, MacOS and Linux. A free utility from NXP provides an easy way to install firmware updates.

On-board MCU-Link debugger supports CMSIS-DAP and J-Link firmware. See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- If using J-Link with either a standalone debug pod or MCU-Link, install the J-Link software (drivers and utilities) from www.segger.com/jlink-software.html.

Updating MCU-Link firmware This firmware in this debug interface may be updated using the host computer utility called MCU-Link. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to reprogram the debug probe firmware.

Note: If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), MCU-Link debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the

CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures that most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the MCU-Link utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto MCU-Link or NXP boards. The utility can be downloaded from MCU-Link.

These steps show how to update the debugger firmware on your board for Windows operating system.

- 1. Install the MCU-Link utility.
- 2. Unplug the board's USB cable.
- 3. Make the DFU link (install the jumper labeled DFUlink).
- 4. Connect the probe to the host via USB (use Link USB connector).
- 5. Open a command shell and call the appropriate script located in the MCU-Link installation directory (<MCU-Link install dir>).
 - **1. To program CMSIS-DAP debug firmware:** <MCU-Link install dir>/scripts/ program_CMSIS
 - 2. To program J-Link debug firmware: <MCU-Link install dir>/scripts/program_JLINK
- 6. Remove DFU link (remove the jumper installed in Step 3).
- 7. Repower the board by removing the USB cable and plugging it in again.

On-board debugger LPC-Link LPC-Link 2 is an extensible debug probe that can be used seamlessly with MCUXpresso IDE, and is also compatible with 3rd party IDEs that support CMSIS-DAP protocol. MCU-Link also includes a USB to UART bridge feature (VCOM) that can be used to provide a serial connection between the target MCU and a host computer. LPC-Link 2 is compatible with Windows, MacOS and Linux. A free utility from NXP provides an easy way to install firmware updates.

On-board LPC-Link 2 debugger supports CMSIS-DAP and J-Link firmware. See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- If using J-Link with either a standalone debug pod or MCU-Link, install the J-Link software (drivers and utilities) from www.segger.com/jlink-software.html.

Updating LPC-Link firmware The LPCXpresso hardware platform comes with a CMSIS-DAPcompatible debug interface (known as LPC-Link2). This firmware in this debug interface may be updated using the host computer utility called LPCScrypt. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to reprogram the debug probe firmware.

Note: If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), LPC-Link2 debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures that most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the LPCScrypt utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto LPC-Link2 or LPCXpresso boards. The utility can be downloaded from LPCScrypt.

These steps show how to update the debugger firmware on your board for Windows operating system. For Linux OS, follow the instructions described in LPCScrypt user guide (LPCScrypt, select **LPCScrypt**, and then the documentation tab).

- 1. Install the LPCScript utility.
- 2. Unplug the board's USB cable.
- 3. Make the DFU link (install the jumper labeled DFUlink).
- 4. Connect the probe to the host via USB (use Link USB connector).
- 5. Open a command shell and call the appropriate script located in the LPCScrypt installation directory (<LPCScrypt install dir>).
 - **1. To program CMSIS-DAP debug firmware:** <LPCScrypt install dir>/scripts/ program_CMSIS
 - 2. To program J-Link debug firmware: <LPCScrypt install dir>/scripts/program_JLINK
- 6. Remove DFU link (remove the jumper installed in Step 3).
- 7. Repower the board by removing the USB cable and plugging it in again.

On-board debugger OpenSDA OpenSDA/OpenSDAv2 is a serial and debug adapter that is built into several NXP evaluation boards. It provides a bridge between your computer (or other USB host) and the embedded target processor, which can be used for debugging, flash programming, and serial communication, all over a simple USB cable.

The difference is the firmware implementation: OpenSDA: Programmed with the proprietary P&E Micro developed bootloader. P&E Micro is the default debug interface app. OpenSDAv2: Programmed with the open-sourced CMSIS-DAP/mbed bootloader. CMSIS-DAP is the default debug interface app.

See the table in *Default debug interfaces* to determine the default debug interface that comes loaded on your specific hardware platform.

The corresponding host driver must be installed before debugging.

- For boards with CMSIS-DAP firmware, visit developer.mbed.org/handbook/Windowsserial-configuration and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
- For boards with a P&E Micro interface, see PE micro to download and install the P&E Micro Hardware Interface Drivers package.

Updating OpenSDA firmware Any NXP hardware platform that comes with an OpenSDAcompatible debug interface has the ability to update the OpenSDA firmware. This typically means to switch from the default application (either CMSIS-DAP or P&E Micro) to a SEGGER J-Link. This section contains the steps to switch the OpenSDA firmware to a J-Link interface. However, the steps can be applied to restoring the original image also. For reference, OpenSDA firmware files can be found at the links below:

- J-Link: Download appropriate image from www.segger.com/opensda.html. Choose the appropriate J-Link binary based on the table in *Default debug interfaces*. Any OpenSDA v1.0 interface should use the standard OpenSDA download (in other words, the one with no version). For OpenSDA 2.0 or 2.1, select the corresponding binary.
- CMSIS-DAP: CMSIS-DAP OpenSDA firmware is available at www.nxp.com/opensda.

• P&E Micro: Downloading P&E Micro OpenSDA firmware images requires registration with P&E Micro (www.pemicro.com).

Perform the following steps to update the OpenSDA firmware on your board for Windows and Linux OS users:

- 1. Unplug the board's USB cable.
- 2. Press the **Reset** button on the board. While still holding the button, plug the USB cable back into the board.
- 3. When the board re-enumerates, it shows up as a disk drive called **MAINTENANCE**.



4. Drag and drop the new firmware image onto the MAINTENANCE drive.

Note: If for any reason the firmware update fails, the board can always reenter maintenance mode by holding down **Reset** button and power cycling.

These steps show how to update the OpenSDA firmware on your board for Mac OS users.

- 1. Unplug the board's USB cable.
- 2. Press the **Reset** button of the board. While still holding the button, plug the USB cable back into the board.
- 3. For boards with OpenSDA v2.0 or v2.1, it shows up as a disk drive called **BOOTLOADER** in **Finder**. Boards with OpenSDA v1.0 may or may not show up depending on the bootloader version. If you see the drive in **Finder**, proceed to the next step. If you do not see the drive in Finder, use a PC with Windows OS 7 or an earlier version to either update the OpenSDA firmware, or update the OpenSDA bootloader to version 1.11 or later. The bootloader update instructions and image can be obtained from P&E Microcomputer website.
- 4. For OpenSDA v2.1 and OpenSDA v1.0 (with bootloader 1.11 or later) users, drag the new firmware image onto the BOOTLOADER drive in **Finder**.
- 5. For OpenSDA v2.0 users, type these commands in a Terminal window:

> sudo mount -u -w -o sync /Volumes/BOOTLOADER > cp -X > cp -X> cp -X</pre

Note: If for any reason the firmware update fails, the board can always reenter bootloader mode by holding down the **Reset** button and power cycling.

On-board debugger Multilink An on-board Multilink debug circuit provides a JTAG interface and a power supply input through a single micro-USB connector. It is a hardware interface that allows PC software to debug and program a target processor through its debug port.

The host driver must be installed before debugging.

• See PE micro to download and install the P&E Micro Hardware Interface Drivers package.

On-board debugger OSJTAG An on-board OSJTAG debug circuit provides a JTAG interface and a power supply input through a single micro-USB connector. It is a hardware interface that allows PC software to debug and program a target processor through its debug port.

The host driver must be installed before debugging.

• See PE micro to download and install the P&E Micro Hardware Interface Drivers package.

Default debug interfaces

The MCUXpresso SDK supports various hardware platforms that come loaded with various factory programmed debug interface configurations. The following table lists the hardware platforms supported by the MCUXpresso SDK, their default debug firmware, and any version information that helps differentiate a specific interface configuration.

Hardware platform	Default debugger firmware	On-board debugger probe
EVK-MCIMX7ULP	N/A	N/A
EVK-MIMX8MM	N/A	N/A
EVK-MIMX8MN	N/A	N/A
EVK-MIMX8MNDDR3L	N/A	N/A
EVK-MIMX8MP	N/A	N/A
EVK-MIMX8MQ	N/A	N/A
EVK-MIMX8ULP	N/A	N/A
EVK-MIMXRT1010	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1015	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1020	CMSIS-DAP	LPC-Link2
EVK-MIMXRT1064	CMSIS-DAP	LPC-Link2
EVK-MIMXRT595	CMSIS-DAP	LPC-Link2
EVK-MIMXRT685	CMSIS-DAP	LPC-Link2
EVK9-MIMX8ULP	N/A	N/A
EVKB-IMXRT1050	CMSIS-DAP	LPC-Link2
FRDM-K22F	CMSIS-DAP	OpenSDA v2
FRDM-K32L2A4S	CMSIS-DAP	OpenSDA v2
FRDM-K32L2B	CMSIS-DAP	OpenSDA v2
FRDM-K32L3A6	CMSIS-DAP	OpenSDA v2
FRDM-KE02Z40M	P&E Micro	OpenSDA v2
FRDM-KE15Z	CMSIS-DAP	OpenSDA v2
FRDM-KE16Z	CMSIS-DAP CMSIS-DAP	OpenSDA v2
FRDM-KE17Z	CMSIS-DAP CMSIS-DAP	OpenSDA v2
FRDM-KE17Z512	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXA153	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXA155	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXA150	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXR340	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXC041 FRDM-MCXC242	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXC242 FRDM-MCXC444	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXE247	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXL247 FRDM-MCXN236	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXN230	CMSIS-DAP CMSIS-DAP	MCU-Link
	CMSIS-DAP CMSIS-DAP	MCU-Link
FRDM-MCXW23	CMSIS-DAP CMSIS-DAP	
FRDM-MCXW71		MCU-Link
FRDM-MCXW72	CMSIS-DAP	MCU-Link
FRDM-RW612	CMSIS-DAP	MCU-Link
IMX943-EVK	N/A	N/A
IMX95LP4XEVK-15	N/A	N/A
IMX95LPD5EVK-19	N/A	N/A
IMX95VERDINEVK	N/A	N/A
KW45B41Z-EVK	CMSIS-DAP	MCU-Link
KW45B41Z-LOC	CMSIS-DAP	MCU-Link
KW47-EVK	CMSIS-DAP	MCU-Link
KW47-LOC	CMSIS-DAP	MCU-Link
LPC845BREAKOUT	CMSIS-DAP	LPC-Link2
LPCXpresso51U68	CMSIS-DAP	LPC-Link2
LPCXpresso54628	CMSIS-DAP	LPC-Link2

continues on next page

Hardware platform	Default debugger firmware	On-board debugger probe
LPCXpresso54S018	CMSIS-DAP	LPC-Link2
LPCXpresso54S018M	CMSIS-DAP	LPC-Link2
LPCXpresso55S06	CMSIS-DAP	LPC-Link2
LPCXpresso55S16	CMSIS-DAP	LPC-Link2
LPCXpresso55S28	CMSIS-DAP	LPC-Link2
LPCXpresso55S36	CMSIS-DAP	MCU-Link
LPCXpresso55S69	CMSIS-DAP	LPC-Link2
LPCXpresso802	CMSIS-DAP	LPC-Link2
LPCXpresso804	CMSIS-DAP	LPC-Link2
LPCXpresso824MAX	CMSIS-DAP	LPC-Link2
LPCXpresso845MAX	CMSIS-DAP	LPC-Link2
LPCXpresso860MAX	CMSIS-DAP	LPC-Link2
MC56F80000-EVK	P&E Micro	Multilink
MC56F81000-EVK	P&E Micro	Multilink
MC56F83000-EVK	P&E Micro	OSJTAG
MCIMX93-EVK	N/A	N/A
MCIMX93-QSB	N/A	N/A
MCIMX93AUTO-EVK	N/A	N/A
MCX-N5XX-EVK	CMSIS-DAP	MCU-Link
MCX-N9XX-EVK	CMSIS-DAP	MCU-Link
MCX-W71-EVK	CMSIS-DAP	MCU-Link
MCX-W72-EVK	CMSIS-DAP	MCU-Link
MIMXRT1024-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1040-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1060-EVKB	CMSIS-DAP	LPC-Link2
MIMXRT1060-EVKC	CMSIS-DAP	MCU-Link
MIMXRT1160-EVK	CMSIS-DAP	LPC-Link2
MIMXRT1170-EVKB	CMSIS-DAP	MCU-Link
MIMXRT1180-EVK	CMSIS-DAP	MCU-Link
MIMXRT685-AUD-EVK	CMSIS-DAP	LPC-Link2
MIMXRT700-EVK	CMSIS-DAP	MCU-Link
RD-RW612-BGA	CMSIS-DAP	MCU-Link
TWR-KM34Z50MV3	P&E Micro	OpenSDA v1
TWR-KM34Z75M	P&E Micro	OpenSDA v1
TWR-KM35Z75M	CMSIS-DAP	OpenSDA v2
TWR-MC56F8200	P&E Micro	OSJTAG
TWR-MC56F8400	P&E Micro	OSJTAG

Table 1 – continued from previous page

How to define IRQ handler in CPP files

With MCUXpresso SDK, users could define their own IRQ handler in application level to override the default IRQ handler. For example, to override the default PIT_IRQHandler define in startup_DEVICE.s, application code like app.c can be implement like:

```
// c
void PIT_IRQHandler(void)
{
    // Your code
}
```

When application file is CPP file, like app.cpp, then ${\rm extern}~{\rm "C"}$ should be used to ensure the function prototype alignment.

```
// cpp
extern "C" {
    void PIT_IRQHandler(void);
}
void PIT_IRQHandler(void)
{
    // Your code
}
```

1.3 Getting Started with MCUXpresso SDK GitHub

1.3.1 Getting Started with MCUXpresso SDK Repository

Installation

NOTE

If the installation instruction asks/selects whether to have the tool installation path added to the PATH variable, agree/select the choice. This option ensures that the tool can be used in any terminal in any path. *Verify the installation* after each tool installation.

Install Prerequisites with MCUXpresso Installer The MCUXpresso Installer offers a quick and easy way to install the basic tools needed. The MCUXpresso Installer can be obtained from https://github.com/nxp-mcuxpresso/vscode-for-mcux/wiki/Dependency-Installation. The MCUX-presso Installer is an automated installation process, simply select MCUXpresso SDK Developer from the menu and click install. If you prefer to install the basic tools manually, refer to the next section.

X MCU	Xpresso Installer v24.09			—		×
X	MCUXpresso Inst	taller	ζ_{2}	♪	C	≡
Choo	se one or more categories from the list below:			Ins	tall	
Software	e Kits					<u>^</u>
SDK	MCUXpresso SDK Developer	toni instan			(
 /	Zephyr Developer Necessary tools for a Zephyr developer	 macos-hom CMake - Op Ninja - Sma Git - Free and 	en-sour Il build s	ce syster ystem w	n that m ith a foc	nanages th cus on spee
太 matter	Matter Developer Necessary tools for a Matter developer	 5. Arm GNU Toolchain - Toolchain for Arm A 6. libncurses5 - Library managing an applicat 7. Arm GNU Toolchain add-ons - Additional 8. Arm GNU Toolchain Standalone add-ons - 			pplication's	
ARM cor	nponents	9. Python - Pr				
arm	Arm GNU Toolchain Arm GNU Toolchain and additional NXP libraries be	10. pip - Packa 11. west - Mai	age insta	ller for P	ython.	
arm	Standalone Toolchain Add-ons	ain			(

Alternative: Manual Installation

Basic tools

Git Git is a free and open source distributed version control system. Git is designed to handle everything from small to large projects with speed and efficiency. To install Git, visit the official Git website. Download the appropriate version(you may use the latest one) for your operating system (Windows, macOS, Linux). Then run the installer and follow the installation instructions.

User git --version to check the version if you have a version installed.

Then configure your username and email using the commands:

git config --global user.name "Your Name" git config --global user.email "youremail@example.com"

Python Install python 3.10 or latest. Follow the Python Download guide.

Use python --version to check the version if you have a version installed.

West Please use the west version equal or greater than 1.2.0

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a different<sub>□</sub> → source using option '-i'.
# for example, in China you could try: pip install -U west -i https://pypi.tuna.tsinghua.edu.cn/simple
pip install -U west
```

Build And Configuration System

CMake It is strongly recommended to use CMake version equal or later than 3.30.0. You can get latest CMake distributions from the official CMake download page.

For Windows, you can directly use the .msi installer like cmake-3.31.4-windows-x86_64.msi to install.

For Linux, CMake can be installed using the system package manager or by getting binaries from the official CMake download page.

After installation, you can use cmake --version to check the version.

Ninja Please use the ninja version equal or later than 1.12.1.

By default, Windows comes with the Ninja program. If the default Ninja version is too old, you can directly download the ninja binary and register the ninja executor location path into your system path variable to work.

For Linux, you can use your system package manager or you can directly download the ninja binary to work.

After installation, you can use ninja --version to check the version.

Kconfig MCUXpresso SDK uses Kconfig python implementation. We customize it based on our needs and integrate it into our build and configuration system. The Kconfiglib sources are placed under mcuxsdk/scripts/kconfig folder.

Please make sure *python* environment is setup ready then you can use the Kconfig.

Ruby Our build system supports IDE project generation for iar, mdk, codewarrior and xtensa to provide OOBE from build to debug. This feature is implemented with ruby. You can follow the guide ruby environment setup to setup the ruby environment. Since we provide a built-in portable ruby, it is just a simple one cmd installation.

If you only work with CLI, you can skip this step.

Toolchain MCUXpresso SDK supports all mainstream toolchains for embedded development. You can install your used or interested toolchains following the guides.

Toolchain	Download and Installation Guide	Note		
Armgcc	Arm GNU Toolchain Install Guide	ARMGCC toolchain	is	default
IAR	IAR Installation and Licensing quick ref- erence guide			
MDK	MDK Installation			
Armclang	Installing Arm Compiler for Embedded			
Zephyr	Zephyr SDK			
Codewarrior	NXP CodeWarrior			
Xtensa	Tensilica Tools			
NXP S32Compiler RISC- V Zen-V	NXP Website			

After you have installed the toolchains, register them in the system environment variables. This will allow the west build to recognize them:

Toolchain	Environ- ment Variable	Example	Cmd Line Ar- gument
Armgcc	AR- MGCC_DIR	C:\armgcc for windows/usr for Linux. Typically arm-none-eabi-* is installed under /usr/bin	– toolchain armgcc
IAR	IAR_DIR	C:\iar\ewarm-9.60.3 for Windows/opt/iarsystems/ bxarm-9.60.3 for Linux	– toolchain iar
MDK	MDK_DIR	$\rm C:\Keil_v5$ for Windows.MDK IDE is not officially supported with Linux.	– toolchain mdk
Armclang	ARM- CLANG_DIF	C:\ArmCompilerforEmbedded6.22 for Windows/opt/ ArmCompilerforEmbedded6.21 for Linux	– toolchain mdk
Zephyr	ZEPHYR_SE	c:\NXP\zephyr-sdk- <version> for windows/opt/ zephyr-sdk-<version> for Linux</version></version>	– toolchain zephyr
CodeWar- rior	CW_DIR	$\label{eq:CWMCUv11.2} for windows Code Warrior is not supported with Linux$	– toolchain code- warrior
Xtensa	XCC_DIR	C:\xtensa\XtDevTools\install\tools\RI-2023.11-win32\ XtensaTools for windows/opt/xtensa/XtDevTools/ install/tools/RI-2023.11-Linux/XtensaTools for Linux	– toolchain xtensa
NXP S32Compiler RISC-V Zen-V	RISCVL- LVM_DIR	C:\riscv-llvm-win32_b298_b298_2024.08.12 for Win- dows/opt/riscv-llvm-Linux-x64_b298_b298_2024.08.12 for Linux	– toolchain riscvl- lvm

• The <toolchain>_DIR is the root installation folder, not the binary location folder. For IAR, it is directory containing following installation folders:



- MDK IDE using armclang toolchain only officially supports Windows. In Linux, please directly use armclang toolchain by setting ARMCLANG_DIR. In Windows, since most Keil users will install MDK IDE instead of standalone armclang toolchain, the MDK_DIR has higher priority than ARMCLANG_DIR.
- For Xtensa toolchain, please set the XTENSA_CORE environment variable. Here's an example list:

Device Core	XTENSA_CORE
RT500 fusion1	nxp_rt500_RI23_11_newlib
RT600 hifi4	$nxp_rt600_RI23_11_newlib$
RT700 hifi1	rt700_hifi1_RI23_11_nlib
RT700 hifi4	$t700_hifi4_RI23_11_nlib$
i.MX8ULP fusion1	$fusion_nxp02_dsp_prod$

• In Windows, the short path is used in environment variables. If any toolchain is using the long path, you can open a command window from the toolchain folder and use below command to get the short path: for %i in (.) do echo %~fsi

Tool installation check Once installed, open a terminal or command prompt and type the associated command to verify the installation.

If you see the version number, you have successfully installed the tool. Else, check whether the tool's installation path is added into the PATH variable. You can add the installation path to the PATH with the commands below:

• Windows: Open command prompt or powershell, run below command to show the user PATH variable.

reg query HKEY_CURRENT_USER\Environment /v PATH

The tool installation path should be C:\Users\xxx\AppData\Local\Programs\Git\cmd. If the path is not seen in the output from above, append the path value to the PATH variable with the command below:

```
reg add HKEY_CURRENT_USER\Environment /v PATH /d "%PATH%;C:\Users\xxx\AppData\

→Local\Programs\Git\cmd"
```

Then close the command prompt or powershell and verify the tool command again.

- Linux:
 - 1. Open the \$HOME/.bashrc file using a text editor, such as vim.
 - 2. Go to the end of the file.
 - 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
 - 4. Save and exit.
 - 5. Execute the script with source .bashrc or reboot the system to make the changes live. To verify the changes, run echo \$PATH.
- macOS:
 - 1. Open the \$HOME/.bash_profile file using a text editor, such as nano.
 - 2. Go to the end of the file.
 - 3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
 - 4. Save and exit.
 - 5. Execute the script with **source** .bash_profile **or reboot** the system to make the changes live. To verify the changes, run echo \$PATH.

Get MCUXpresso SDK Repo

Establish SDK Workspace To get the MCUXpresso SDK repository, use the west tool to clone the manifest repository and checkout all the west projects.

Initialize west with the manifest repository west init -m https://github.com/nxp-mcuxpresso/mcuxsdk-manifests/ mcuxpresso-sdk

Update the west projects cd mcuxpresso-sdk west update

Allow the usage of west extensions provided by MCUX presso SDK west config commands. allow_extensions true

Install Python Dependency(If do tool installation manually) To create a Python virtual environment in the west workspace core repo directory mcuxsdk, follow these steps:

1. Navigate to the core directory:

 $\operatorname{cd}\,\operatorname{mcuxsdk}$

2. [Optional] Create and activate the virtual environment: If you don't want to use the python virtual environment, skip this step. We strongly suggest you use venv to avoid conflicts with other projects using python.

python -m venv .venv
For Linux/MacOS
source .venv/bin/activate
For Windows
.\.venv\Scripts\activate
If you are using powershell and see the issue that the activate script cannot be run.
You may fix the issue by opening the powershell as administrator and run below command:
powershell Set-ExecutionPolicy RemoteSigned
then run above activate command again.

Once activated, your shell will be prefixed with (.venv). The virtual environment can be deactivated at any time by running deactivate command.

Remember to activate the virtual environment every time you start working in this directory. If you are using some modern shell like zsh, there are some powerful plugins to help you auto switch venv among workspaces. For example, zsh-autoswitch-virtualenv.

3. Install the required Python packages:

Explore Contents

This section helps you build basic understanding of current fundamental project content and guides you how to build and run the provided example project in whole SDK delivery.

Folder View The whole MCUXpresso SDK project, after you have done the west init and west update operations follow the guideline at *Getting Started Guide*, have below folder structure:

Folder	Description
mani- fests	Manifest repo, contains the manifest file to initialize and update the west workspace.
mcuxsdk	The MCUXpresso SDK source code, examples, middleware integration and script files.

All the projects record in the Manifest repo are checked out to the folder mcuxsdk/, the layout of mcuxsdk folder is shown as below:

Folder	Description
arch	Arch related files such as ARM CMSIS core files, RISC-V files and the build files related to the architecture.
cmake	The cmake modules, files which organize the build system.
com- po- nents	Software components.
de- vices	Device support package which categorized by device series. For each device, header file, feature file, startup file and linker files are provided, also device specific drivers are included.
docs	Documentation source and build configuration for this sphinx built online documen- tation.
drivers	Peripheral drivers.
ex- am- ples	Various demos and examples, support files on different supported boards. For each board support, there are board configuration files.
mid- dle- ware	Middleware components integrated into SDK.
rtos	Rtos components integrated into SDK.
scripts	Script files for the west extension command and build system support.
svd	Svd files for devices, this is optional because of large size. Customers run west manifest config group.filter +optional and west update mcux-soc-svd to get this folder.

Examples Project The examples project is part of the whole SDK delivery, and locates in the folder mcuxsdk/examples of west workspace.

Examples files are placed in folder of $<\!\!{\rm example_category}\!>$, these examples include (but are not limited to)

- demo_apps: Basic demo set to start using SDK, including hello_world and led_blinky.
- driver_examples: Simple applications that show how to use the peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI transfer using DMA).

Board porting layers are placed in folder of $_boards/<board_name>$ which aims at providing the board specific parts for examples code mentioned above.

Run a demo using MCUXpresso for VS Code

This section explains how to configure MCUX presso for VS Code to build, run, and debug example applications. This guide uses the ${\rm hello_world}$ demo application as an example. However, these steps can be applied to any example application in the MCUXpresso SDK.

Build an example application This section assumes that the user has already obtained the SDK as outlined in *Get MCUXpresso SDK Repo*.

To build an example application:

1. Import the SDK into your workspace. Click **Import Repository** from the **QUICKSTART PANEL**.



Note: You can import the SDK in several ways. Refer to MCUXpresso for VS Code Wiki for details.

Select **Local** if you've already obtained the SDK as seen in *Get MCUXpresso SDK Repo*. Select your location and click **Import**.

E Import Repositor	y ×			
Impor	t Repositor	у		
REMOTE	REMOTE ARCHIVE		LOCAL ARCHIVE	
Location:	c:\Repos\mcuxsdk			Browse
Import				

2. Click Import Example from Repository from the QUICKSTART PANEL.

MCUXPRESSO FOR VS CODE	
✓ QUICKSTART PANEL	0 ଜ 🖓 🖇
+ Import Repository	
Import Example from Repository	
B+∎ Import Project	Import Exam
† New Project Wizard	

In the dropdown menu, select the MCUXpresso SDK, the Arm GNU Toolchain, your board, template, and application type. Click **Import**.

■ Import Example from	rom Repository X	
Import	t Example from Repository	
Repository:	c:\Repos\mcuxsdk (MCUXpresso SDK Repository)	~
Toolchain:	(Arm GNU Toolchain 13.2.rel1 (Build arm-13.7)) 13.2.1 20231009 (C:\NXP\MCUXpressoIDE_24.)	~
Board:	FRDM-MCXC444	~
	FRDM-MCXC444	
Template:	demo_apps/hello_world	~
input. The purp further develop	Id demo prints the "Hello World" string to the terminal using the SDK UART drivers and repeat what u pose of this demo is to show how to use the UART, and to provide a simple project for debugging an pment. README file for more details.	
App type:	Freestanding application	~
Name:	frdmmcxc444_hello_world	
Location:		wse
	Note: Path doesn't exist. Folder(s) will be created.	
Open read	dme file after project is imported	
Import		

Note: The MCUXpresso SDK projects can be imported as **Repository applications** or **Free-standing applications**. The difference between the two is the import location. Projects imported as Repository examples will be located inside the MCUXpresso SDK, whereas Free-standing examples can be imported to a user-defined location. Select between these by designating your selection in the **App type** dropdown menu.

- 3. VS Code will prompt you to confirm if the imported files are trusted. Click Yes.
- 4. Navigate to the **PROJECTS** view. Find your project and click the **Build Project** icon.

✓ PROJECTS	🛯 🖓 👬 🖉
> frdmmcxc444_hello_world MCUXpresso SDK 25.6.0	i <u>¢i</u> ⊳ (C)
	Build Project

The integrated terminal will open at the bottom and will display the build output.

PROBLEMS OUTPUT	TERMINAL PC	RTS DEBUG CO		RIAL MONITOR	OFFLINE PERIPHERALS) CMake: build
[18/21] Building C [19/21] Building C	object CMakeFi object CMakeFi object CMakeFi	les/hello_wor les/hello_wor les/hello_wor	ld.dir/C_/F ld.dir/C_/F	Repos/mcuxsdk Repos/mcuxsdk	/mcuxsdk/components/debug_console_lite/fsl_debug_console.c.obj ;/mcuxsdk/devices/MCX/MCXC/MCXC444/drivers/fsl_clock.c.obj /mcuxsdk/drivers/lpuart/fsl_lpuart.c.obj /mcuxsdk/drivers/uart/fsl_uart.c.obj	
Memory region			Yaga Usad			
· · ·		Region Size				
<pre>m_interrupts:</pre>	192 B	512 B	37.50%			
<pre>m_flash_config:</pre>	16 B	16 B	100.00%			
m text:	7892 B	261104 B	3.02%			
m data:	2128 B	32 KB	6.49%			
build finished succ	essfully.					
* Terminal will b	e reused by ta	sks, press an	y key to cl	lose it.		

Run an example application Note: for full details on MCUXpresso for VS Code debug probe support, see MCUXpresso for VS Code Wiki.

1. Open the **Serial Monitor** from the VS Code's integrated terminal. Select the VCom Port for your device and set the baud rate to 115200.



2. Navigate to the **PROJECTS** view and click the play button to initiate a debug session.

✓ PROJECTS	n 🗄 C 🖻
> frdmmcxc444_hello_world MCUXpresso SDK 25.6.0	ٹ <mark>ہ</mark> ک
	Debug

The debug session will begin. The debug controls are initially at the top.

C hello_	world.c ×
frdmmcx	xc444_hello_world > examples > demo_apps > hello_world > C hello_v 🗄 ▷ 🗘 🖞 🏌 🏷 🔲 i→ 🔊
18	/**************************************
21	
22	
23	* Variables
24	
25	
26	
27	* Code
28	
29	
30	* @brief Main function
31	
32	int main(void)
33	
34	char ch;
35	
36	/* Init board hardware. */
D 37	BOARD_InitHardware();
38 39	
39 40	PRINTF("hello world.\r\n");
40 41	while (1)
41	
42	i ch = GETCHAR();
45	PUTCHAR(ch);
44	
45	}
47	·

3. Click **Continue** on the debug controls to resume execution of the code. Observe the output on the **Serial Monitor**.

PROBLEMS	OUTPUT	TERMINAL	PERIPHER	RALS	RTOS DE	TAILS PO	ORTS	DEBUG CONSOLE	SERIAL	MONIT
+ Open an	additional m	onitor								
Monitor Mod	e Serial `	🗸 View M	ode Tex	d 🗸	Port	COM40 -	- MCU-	Link VCom Port	(COM40)	\sim i
Stop Mor	nitoring 🚍	کې 🔁 🗄	D 0	⊙ {	6 33					
Oper hello wor 		rial port	СОМ40							

Running a demo using ARMGCC CLI/IAR/MDK

Supported Boards Use the west extension west list_project to understand the board support scope for a specified example. All supported build command will be listed in output:

west list_project -p examples/demo_apps/hello_world [-t armgcc]

INFO: [1][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_ \rightarrow evk9mimx8ulp -Dcore_id=cm33]

INFO: [2][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_ \rightarrow evkbimxrt1050]

 $INFO: [3] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/hello_world --toolchain armgcc --config release -b_{\Box}] [west build -p always examples/hello_world --toolchain armgcc --config release -b_{\Box}] [west build --toolchain armgcc --config release -b$

⁽continues on next page)

(continued from previous page)

The supported toolchains and build targets for an example are decided by the example-self example.yml and board example.yml, please refer Example Toolchains and Targets for more details.

Build the project Use west build -h to see help information for west build command. Compared to zephyr's west build, MCUXpresso SDK's west build command provides following additional options for mcux examples:

- --toolchain: specify the toolchain for this build, default armgcc.
- --config: value for CMAKE_BUILD_TYPE. If not provided, build system will get all the example supported build targets and use the first debug target as the default one. Please refer Example Toolchains and Targets for more details about example supported build targets.

Here are some typical usages for generating a SDK example:

Generate example with default settings, default used device is the mainset MK22F51212 west build -b frdmk22f examples/demo_apps/hello_world
Just print cmake commands, do not execute it west build -b frdmk22f examples/demo_apps/hello_world --dry-run
Generate example with other toolchain like iar, default armgcc west build -b frdmk22f examples/demo_apps/hello_world --toolchain iar
Generate example with other config type

west build -b frdmk22f examples/demo_apps/hello_world --config release

Generate example with other devices with --device west build -b frdmk22f examples/demo_apps/hello_world --device MK22F12810 --config release

For multicore devices, you shall specify the corresponding core id by passing the command line argument -Dcore_id. For example

west build -b evkbmimxrt 1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config _ $\hookrightarrow flexspi_nor_debug$

For shield, please use the --shield to specify the shield to run, like

west build -b mimxrt700evk --shield a 8974 examples/issdk_examples/sensors/fxls8974cf/fxls8974cf_poll - $\rightarrow Dcore_id=cm33_core0$

Sysbuild(System build) To support multicore project building, we ported Sysbuild from Zephyr. It supports combine multiple projects for compilation. You can build all projects by adding --sysbuild for main application. For example:

west build -b evkbmimxrt 1170 --sysbuild ./examples/multicore_examples/hello_world/primary -D core_ \rightarrow id=cm7 --config flexspi_nor_debug --toolchain=armgcc -p always

For more details, please refer to System build.

Config a Project Example in MCUXpresso SDK is configured and tested with pre-defined configuration. You can follow steps blow to change the configuration.

1. Run cmake configuration

west build -b evkbmimxrt1170 examples/demo_apps/hello_world -Dcore_id=cm7 --cmake-only -p

Please note the project will be built without --cmake-only parameter.

2. Run guiconfig target

west build -t guiconfig

Then you will get the Kconfig GUI launched, like

🔀 Hello World	_	×
Save Save as Save minimal (advanced) Open	Jump to	
Show name Show all Single-menu mode		
(Top)		
🗄 Board Boot Header		^
Project Segments		
Device Boot Header		
Device MIMXRT1176 Part (Device part MIMXRT1176DVMAA)		
Device part MIMXRT1176DVMAA		
ODevice part MIMXRT1176AVM8A		
ODevice part MIMXRT1176CVM8A		_
E Device specific drivers		
Se driver clock		
Use driver iomuxc		
Use driver mipi csi2rx		
Use driver mipi dsi		
Use driver anatop_ai		
Use driver memory		
Use driver nic301		
Use driver dcdc		
Use driver gpc		
Use driver pgmc		
Use driver pmu		
Se driver src		 ×

Kconfig definition, with parent deps. propagated to 'depends on'

At D:/sdk_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176\drivers/Kconfig:5 Included via D:/sdk_next/mcuxsdk/examples/demo_apps/hello_world/Kconfig:6 -> D:/sdk_next/mcuxsdk/Kconfig.mcuxpresso:9 -> D:/sdk_next/mcuxsdk\devices/Kconfig:1 -> D:/sdk_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176/Kconfig:8 Menu path: (Top)

menu "Device specific drivers"

You can reconfigure the project by selecting/deselecting Kconfig options.

After saving and closing the Kconfig GUI, you can directly run west build to build with the new configuration.

Flash Note: Please refer Flash and Debug The Example to enable west flash/debug support.

Flash the hello_world example:

west flash -r linkserver

Debug Start a gdb interface by following command:

west debug -r linkserver

Work with IDE Project The above build functionalities are all with CLI. If you want to use the toolchain IDE to work to enjoy the better user experience especially for debugging or you are already used to develop with IDEs like IAR, MDK, Xtensa and CodeWarrior in the embedded world, you can play with our IDE project generation functionality.

This is the cmd to generate the evkbmimxrt1170 hello_world IAR IDE project files.

west build -b evkbmimxrt1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config_ \rightarrow flexspi_nor_debug -p always -t guiproject

By default, the IDE project files are generated in mcuxsdk/build/<toolchain> folder, you can open the project file with the IDE tool to work:



Note, please follow the *Installation* to setup the environment especially make sure that *ruby* has been installed.

1.4 Release Notes

1.4.1 MCUXpresso SDK Release Notes

Overview

The MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with Arm Cortex-M-based devices from NXP, including its general purpose, crossover and Bluetooth-enabled MCUs. MCUXpresso SW and Tools for DSC
further extends the SDK support to current 32-bit Digital Signal Controllers. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated enabling software technologies (stacks and middleware), reference software, and more.

In addition to working seamlessly with the MCUXpresso IDE, the MCUXpresso SDK also supports and provides example projects for various toolchains. The Development tools chapter in the associated Release Notes provides details about toolchain support for your board. Support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

Underscoring our commitment to high quality, the MCUXpresso SDK is MISRA compliant and checked with Coverity static analysis tools. For details on MCUXpresso SDK, see MCUXpresso-SDK: Software Development Kit for MCUXpresso.

MCUXpresso SDK

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for LPC, DSC, PN76, and i.MX System-on-Chip (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, DSC, and i.MX silicon. The MCUX-presso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix FSL has been left as is. The FSL prefix has been redefined as the NXP Foundation Software Library.

Development tools

The MCUXpresso SDK was tested with following development tools. Same versions or above are recommended.

- MCUXpresso IDE, Rev. 25.06.xx
- IAR Embedded Workbench for Arm, version is 9.60.4
- Keil MDK, version is 5.41
- MCUXpresso for VS Code v25.06
- GCC Arm Embedded Toolchain 14.2.x

Supported development systems

This release supports board and devices listed in following table. The board and devices in bold were tested in this release.

Development MCU devices

boards			
LPCX-	LPC822M101JDH20,	LPC822M101JHI33,	LPC824M201JDH20,
presso824MA3 LPC824M201JHI33, LPC832M101FDH20, LPC834M101FHI33			

MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, middleware, and RTOS support.

Device support The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console. The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller. The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code efficiently transfers the code execution to the main() function.

Board support The boards folder provides the board-specific demo applications, driver examples, and middleware examples.

Demo application and other examples The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps. The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

Middleware

CMSIS DSP Library The MCUXpresso SDK is shipped with the standard CMSIS development pack, including the prebuilt libraries.

FreeMASTER FreeMASTER communication driver for 32-bit platforms.

Release contents

Provides an overview of the MCUXpresso SDK release package contents and locations.

Deliverable	Location	
Boards	INSTALL_DIR/boards	
Demo Applications	INSTALL_DIR/boards/ <board_name>/demo_apps</board_name>	
Driver Examples	INSTALL_DIR/boards/ <board_name>/driver_example</board_name>	
eIQ examples	INSTALL_DIR/boards/ <board_name>/eiq_examples</board_name>	
Board Project Template for MCUXpresso IDE NPW	INSTALL_DIR/boards/ <board_name>/project_templat</board_name>	
Driver, SoC header files, extension header files and	INSTALL_DIR/devices/ <device_name></device_name>	
feature header files, utilities		
CMSIS drivers	INSTALL_DIR/devices/ <device_name>/cmsis_drivers</device_name>	
Peripheral drivers	INSTALL_DIR/devices/ <device_name>/drivers</device_name>	
Toolchain linker files and startup code	INSTALL_DIR/devices/ <device_name>/<toolchain_na< td=""></toolchain_na<></device_name>	
Utilities such as debug console	INSTALL_DIR/devices/ <device_name>/utilities</device_name>	
Device Project Template for MCUXpresso IDE NPW	INSTALL_DIR/devices/ <device_name>/project_templa</device_name>	
CMSIS Arm Cortex-M header files, DSP library source	INSTALL_DIR/CMSIS	
Components and board device drivers	INSTALL_DIR/components	
RTOS	INSTALL_DIR/rtos	
Release Notes, Getting Started Document and other	INSTALL_DIR/docs	
documents		
Tools such as shared cmake files	INSTALL_DIR/tools	
Middleware	INSTALL_DIR/middleware	

Known issues

This section lists the known issues, limitations, and/or workarounds.

Cannot add SDK components into FreeRTOS projects

It is not possible to add any SDK components into FreeRTOS project using the MCUXpresso IDE New Project wizard.

1.5 ChangeLog

1.5.1 MCUXpresso SDK Changelog

Board Support Files

board

[25.06.00]

• Initial version

clock_config

[25.06.00]

• Initial version

pin_mux

[25.06.00]

• Initial version

LPC_ACOMP

[2.1.0]

- Bug Fixes
 - Fixed one wrong enum value for the hysteresis.
 - Fixed the violations of MISRA C-2012 rules:
 - * Rule 10.1, 17.7.

[2.0.2]

- Bug Fixes
 - Fixed the out-of-bounds error of Coverity caused by missing an assert sentence to avoid the return value of ACOMP_GetInstance() exceeding the array bounds.

[2.0.1]

- New Features
 - Added a control macro to enable/disable the CLOCK code in current driver.

[2.0.0]

• Initial version.

LPC_ADC

[2.6.0]

- New Features
 - Added new feature macro to distinguish whether the GPADC_CTRL0_GPADC_TSAMP control bit is on the device.
 - Added new variable extendSampleTimeNumber to indicate the ADC extend sample time.

• Bugfix

 Fixed the bug that incorrectly sets the PASS_ENABLE bit based on the sample time setting.

[2.5.3]

- Improvements
 - Release peripheral from reset if necessary in init function.

[2.5.2]

- Improvements
 - Integrated different sequence's sample time numbers into one variable.
- Bug Fixes
 - Fixed violation of MISRA C-2012 rule 20.9 .

[2.5.1]

- Bug Fixes
 - Fixed ADC conversion sequence priority misconfiguration issue in the ADC_SetConvSeqAHighPriority() and ADC_SetConvSeqBHighPriority() APIs.
- Improvements
 - Supported configuration ADC conversion sequence sampling time.

[2.5.0]

- Improvements
 - Add missing parameter tag of ADC_DoOffsetCalibration().
- Bug Fixes
 - Removed a duplicated API with typo in name: ADC_EnableShresholdCompareInterrupt().

[2.4.1]

- Bug Fixes
 - Enabled self-calibration after clock divider be changed to make sure the frequency update be taken.

[2.4.0]

- New Features
 - Added new API ADC_DoOffsetCalibration() which supports a specific operation frequency.
- Other Changes
 - Marked the ADC_DoSelfCalibration(ADC_Type *base) as deprecated.
- Bug Fixes
 - Fixed the violations of MISRA C-2012 rules:
 - * Rule 10.1 10.3 10.4 10.7 10.8 17.7.

[2.3.2]

- Improvements
 - Added delay after enabling using the ADC GPADC_CTRL0 LDO_POWER_EN bit for JN5189/QN9090.
- New Features
 - Added support for platforms which have only one ADC sequence control/result register.

[2.3.1]

- Bug Fixes
 - Avoided writing ADC STARTUP register in ADC_Init().
 - Fixed Coverity zero divider error in ADC_DoSelfCalibration().

[2.3.0]

- Improvements
 - Updated "ADC_Init()" ADC_GetChannelConversionResult()" API and "adc_resolution_t" structure to match QN9090.
 - Added "ADC_EnableTemperatureSensor" API.

[2.2.1]

- Improvements
 - Added a brief delay in uSec after ADC calibration start.

[2.2.0]

- Improvements
 - Updated "ADC_DoSelfCalibration" API and "adc_config_t" structure to match LPC845.

[2.1.0]

- Improvements
 - Renamed "ADC_EnableShresholdCompareInterrupt" to "ADC_EnableThresholdCompareInterrupt".

[2.0.0]

• Initial version.

CLOCK

[2.4.4]

- Bug Fixes
 - Fixed CLOCK_GetUartClkFreq overflow issue.

[2.4.3]

- Improvements
 - Added lost comments for some enumerations.

[2.4.2]

- New feature:
 - Add CLOCK_GetUartnClkFreq() API.
- Bug Fixes
 - Fixed the operands out of bounds in CLOCK_GetUartClkFreq().

[2.3.2]

- Improvements
 - Used "offsetof" macro to get the offset of the structure element from the beginning of the structure.

[2.3.1]

- Bug Fixes
 - Fixed MISRA C-2012 rule 10.1, rule 10.3 and rule 10.4.
 - Fixed IAR warning Pa082 for the clock driver.

[2.3.0]

- New feature:
 - Moved SDK_DelayAtLeastUs function from clock driver to common driver.

[2.2.0]

• Replace the delay function

[2.1.0]

- New feature
 - Adding new API CLOCK_DelayAtLeastUs() to implemente a delay fucntion which allow users set delay in unit of microsecond.

[2.0.4]

• Add value check in CLOCK_InitSystemPll() and CLOCK_SetUARTFRGClkFreq() to make sure divisor in the division expression is not 0.

[2.0.3]

- add api to get uart clock frequency.
- add api to set fractional multiplier value.

[2.0.2]

• some minor fixes.

[2.0.0]

• initial version.

COMMON

[2.6.0]

- Bug Fixes
 - Fix CERT-C violations.

[2.5.0]

- New Features
 - Added new APIs InitCriticalSectionMeasurementContext, DisableGlobalIRQEx and EnableGlobalIRQEx so that user can measure the execution time of the protected sections.

[2.4.3]

- Improvements
 - Enable irqs that mount under irqsteer interrupt extender.

[2.4.2]

- Improvements
 - Add the macros to convert peripheral address to secure address or non-secure address.

[2.4.1]

- Improvements
 - Improve for the macro redefinition error when integrated with zephyr.

[2.4.0]

- New Features
 - Added EnableIRQWithPriority, IRQ_SetPriority, and IRQ_ClearPendingIRQ for ARM.
 - Added MSDK_EnableCpuCycleCounter, MSDK_GetCpuCycleCount for ARM.

[2.3.3]

- New Features
 - Added NETC into status group.

[2.3.2]

- Improvements
 - Make driver aarch64 compatible

[2.3.1]

- Bug Fixes
 - Fixed MAKE_VERSION overflow on 16-bit platforms.

[2.3.0]

- Improvements
 - Split the driver to common part and CPU architecture related part.

[2.2.10]

- Bug Fixes
 - Fixed the ATOMIC macros build error in cpp files.

[2.2.9]

- Bug Fixes
 - Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
 - Fixed SDK_Malloc issue that not allocate memory with required size.

[2.2.8]

- Improvements
 - Included stddef.h header file for MDK tool chain.
- New Features:
 - Added atomic modification macros.

[2.2.7]

- Other Change
 - Added MECC status group definition.

[2.2.6]

- Other Change
 - Added more status group definition.
- Bug Fixes
 - Undef __VECTOR_TABLE to avoid duplicate definition in cmsis_clang.h

[2.2.5]

- Bug Fixes
 - Fixed MISRA C-2012 rule-15.5.

[2.2.4]

- Bug Fixes
 - Fixed MISRA C-2012 rule-10.4.

[2.2.3]

- New Features
 - Provided better accuracy of SDK_DelayAtLeastUs with DWT, use macro SDK_DELAY_USE_DWT to enable this feature.
 - Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.

[2.2.2]

- New Features
 - Added include RTE_Components.h for CMSIS pack RTE.

[2.2.1]

- Bug Fixes
 - Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.

[2.2.0]

- New Features
 - Moved SDK_DelayAtLeastUs function from clock driver to common driver.

[2.1.4]

- New Features
 - Added OTFAD into status group.

[2.1.3]

- Bug Fixes
 - MISRA C-2012 issue fixed.
 - * Fixed the rule: rule-10.3.

[2.1.2]

- Improvements
 - Add SUPPRESS_FALL_THROUGH_WARNING() macro for the usage of suppressing fallthrough warning.

[2.1.1]

- Bug Fixes
 - Deleted and optimized repeated macro.

[2.1.0]

- New Features
 - Added IRQ operation for XCC toolchain.
 - Added group IDs for newly supported drivers.

[2.0.2]

- Bug Fixes
 - MISRA C-2012 issue fixed.
 - * Fixed the rule: rule-10.4.

[2.0.1]

- Improvements
 - Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
 - Added new feature macro switch "FSL_FEATURE_HAS_NO_NONCACHEABLE_SECTION" for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
 - Updated the align(x) to **attribute**(aligned(x)) to support MDK v6 armclang compiler.

[2.0.0]

• Initial version.

CRC

[2.1.1]

• Fix MISRA issue.

[2.1.0]

• Add CRC_WriteSeed function.

[2.0.2]

• Fix MISRA issue.

[2.0.1]

• Fixed KPSDK-13362. MDK compiler issue when writing to WR_DATA with -O3 optimize for time.

[2.0.0]

• Initial version.

LPC_DMA

[2.5.3]

- Improvements
 - Add assert in DMA_SetChannelXferConfig to prevent XFERCOUNT value overflow.

[2.5.2]

- Bug Fixes
 - Use separate "SET" and "CLR" registers to modify shared registers for all channels, in case of thread-safe issue.

[2.5.1]

- Bug Fixes
 - Fixed violation of the MISRA C-2012 rule 11.6.

[2.5.0]

- Improvements
 - Added a new api DMA_SetChannelXferConfig to set DMA xfer config.

[2.4.4]

- Bug Fixes
 - Fixed the issue that DMA_IRQHandle might generate redundant callbacks.
 - Fixed the issue that DMA driver cannot support channel bigger then 32.
 - Fixed violation of the MISRA C-2012 rule 13.5.

[2.4.3]

- Improvements
 - Added features FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZEn/FSL_FEATURE_DMA0_DESCRIPTOR_A to support the descriptor align size not constant in the two instances.

[2.4.2]

- Bug Fixes
 - Fixed violation of the MISRA C-2012 rule 8.4.

[2.4.1]

- Bug Fixes
 - Fixed violations of the MISRA C-2012 rules 5.7, 8.3.

[2.4.0]

- Improvements
 - Added new APIs DMA_LoadChannelDescriptor/DMA_ChannelIsBusy to support polling transfer case.
- Bug Fixes
 - Added address alignment check for descriptor source and destination address.
 - Added DMA_ALLOCATE_DATA_TRANSFER_BUFFER for application buffer allocation.
 - Fixed the sign-compare warning.
 - Fixed violations of the MISRA C-2012 rules 18.1, 10.4, 11.6, 10.7, 14.4, 16.3, 20.7, 10.8, 16.1, 17.7, 10.3, 3.1, 18.1.

[2.3.0]

- Bug Fixes
 - Removed DMA_HandleIRQ prototype definition from header file.
 - Added DMA_IRQHandle prototype definition in header file.

[2.2.5]

- Improvements
 - Added new API DMA_SetupChannelDescriptor to support configuring wrap descriptor.
 - Added wrap support in function DMA_SubmitChannelTransfer.

[2.2.4]

- Bug Fixes
 - Fixed the issue that macro DMA_CHANNEL_CFER used wrong parameter to calculate DSTINC.

[2.2.3]

- Bug Fixes
 - Improved DMA driver Deinit function for correct logic order.
- Improvements
 - Added API DMA_SubmitChannelTransferParameter to support creating head descriptor directly.
 - Added API DMA_SubmitChannelDescriptor to support ping pong transfer.
 - Added macro DMA_ALLOCATE_HEAD_DESCRIPTOR/DMA_ALLOCATE_LINK_DESCRIPTOR to simplify DMA descriptor allocation.

[2.2.2]

- Bug Fixes
 - Do not use software trigger when hardware trigger is enabled.

[2.2.1]

- Bug Fixes
 - Fixed Coverity issue.

[2.2.0]

- Improvements
 - Changed API DMA_SetupDMADescriptor to non-static.
 - Marked APIs below as deprecated.
 - * DMA_PrepareTransfer.
 - * DMA_Submit transfer.
 - Added new APIs as below:
 - * DMA_SetChannelConfig.
 - * DMA_PrepareChannelTransfer.
 - * DMA_InstallDescriptorMemory.
 - * DMA_SubmitChannelTransfer.
 - * DMA_SetChannelConfigValid.
 - * DMA_DoChannelSoftwareTrigger.
 - * DMA_LoadChannelTransferConfig.

[2.0.1]

- Improvements
 - Added volatile for DMA descriptor member xfercfg to avoid optimization.

[2.0.0]

• Initial version.

GPIO

[2.1.7]

- Improvements
 - Enhanced GPIO_PinInit to enable clock internally.

[2.1.6]

- Bug Fixes
 - Clear bit before set it within GPIO_SetPinInterruptConfig() API.

[2.1.5]

- Bug Fixes
 - Fixed violations of the MISRA C-2012 rules 3.1, 10.6, 10.7, 17.7.

[2.1.4]

- Improvements
 - Added API GPIO_PortGetInterruptStatus to retrieve interrupt status for whole port.
 - Corrected typos in header file.

[2.1.3]

- Improvements
 - Updated "GPIO_PinInit" API. If it has DIRCLR and DIRSET registers, use them at set 1 or clean 0.

[2.1.2]

- Improvements
 - Removed deprecated APIs.

[2.1.1]

- Improvements
 - API interface changes:
 - * Refined naming of APIs while keeping all original APIs, marking them as deprecated. Original APIs will be removed in next release. The mainin change is updating APIs with prefix of _PinXXX() and _PorortXXX

[2.1.0]

- New Features
 - Added GPIO initialize API.

[2.0.0]

• Initial version.

I2C

[2.2.1]

- Bug Fixes
 - Fixed coverity issues.

[2.2.0]

• Removed lpc_i2c_dma driver.

[2.1.0]

- Bug Fixes
 - Fixed MISRA 8.6 violations.

[2.0.4]

- Bug Fixes
 - Fixed wrong assignment for datasize in I2C_InitTransferStateMachineDMA.
 - Fixed wrong working flow in I2C_RunTransferStateMachineDMA to ensure master can work in no start flag and no stop flag mode.
 - Fixed wrong working flow in I2C_RunTransferStateMachine and added kReceive-DataBeginState in _i2c_transfer_states to ensure master can work in no start flag and no stop flag mode.
 - Fixed wrong handle state in I2C_MasterTransferDMAHandleIRQ. After all the data has been transfered or nak is returned, handle state should be changed to idle.
 - Eliminated IAR Pa082 warning in I2C_SlaveTransferHandleIRQ by assigning volatile variable to local variable and using local variable instead.
 - Fixed MISRA issues.
 - * Fixed rules 4.7, 10.1, 10.3, 10.4, 11.1, 11.8, 14.4, 17.7.
- Improvements
 - Rounded up the calculated divider value in I2C_MasterSetBaudRate.
 - Updated the I2C_WAIT_TIMEOUT macro to unified name I2C_RETRY_TIMES.

[2.0.3]

- Bug Fixes
 - Fixed Coverity issue of unchecked return value in I2C_RTOS_Transfer.

[2.0.2]

- New Features
 - Added macro gate "FSL_SDK_ENABLE_I2C_DRIVER_TRANSACTIONAL_APIS" to enable/disable the transactional APIs which will help reduce the code size when no nonblocking transfer is used. Default configuration is enabled.
 - Added a control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.1]

- Improvements
 - Added I2C_WATI_TIMEOUT macro to allow the user to specify the timeout times for waiting flags in functional API and blocking transfer API.

[2.0.0]

• Initial version.

IAP

[2.0.7]

- Bug Fixes
 - Fixed IAP_ReinvokeISP bug that can't support UART ISP auto baud detection.

[2.0.6]

- Bug Fixes
 - Fixed IAP_ReinvokeISP wrong parameter setting.

[2.0.5]

- New Feature
 - Added support config flash memory access time.

[2.0.4]

- Bug Fixes
 - Fixed the violations of MISRA 2012 rules 9.1

[2.0.3]

- New Features
 - Added support for LPC 845's FAIM operation.
 - Added support for LPC 80x's fixed reference clock for flash controller.
 - Added support for LPC 5411x's Read UID command useless situation.
- Improvements
 - Improved the document and code structure.
- Bug Fixes
 - Fixed the violations of MISRA 2012 rules:
 - * Rule 10.1 10.3 10.4 17.7

[2.0.2]

- New Features
 - Added an API to read generated signature.
- Bug Fixes
 - Fixed the incorrect board support of IAP_ExtendedFlashSignatureRead().

[2.0.1]

- New Features
 - Added an API to read factory settings for some calibration registers.
- Improvements
 - Updated the size of result array in part APIs.

[2.0.0]

• Initial version.

INPUTMUX

[2.0.9]

- Improvements
 - Use INPUTMUX_CLOCKS to initialize the inputmux module clock to adapt to multiple inputmux instances.
 - Modify the API base type from INPUTMUX_Type to void.

[2.0.8]

- Improvements
 - Updated a feature macro usage for function INPUTMUX_EnableSignal.

[2.0.7]

- Improvements
 - Release peripheral from reset if necessary in init function.

[2.0.6]

- Bug Fixes
 - Fixed the documentation wrong in API INPUTMUX_AttachSignal.

[2.0.5]

- Bug Fixes
 - Fixed build error because some devices has no sct.

[2.0.4]

- Bug Fixes
 - Fixed violations of the MISRA C-2012 rule 10.4, 12.2 in INPUTMUX_EnableSignal() function.

[2.0.3]

- Bug Fixes
 - Fixed violations of the MISRA C-2012 rules 10.4, 10.7, 12.2.

[2.0.2]

- Bug Fixes
 - Fixed violations of the MISRA C-2012 rules 10.4, 12.2.

[2.0.1]

• Support channel mux setting in INPUTMUX_EnableSignal().

[2.0.0]

• Initial version.

IOCON

[2.0.2]

- Bug Fixes
 - Fixed MISRA-C 2012 violations.

[2.0.1]

- Bug Fixes
 - Fixed out-of-range issue of the IOCON mode function when enabling DAC.

[2.0.0]

• Initial version.

MRT

[2.0.5]

• Bug Fixes

- Fixed CERT INT31-C violations.

[2.0.4]

- Improvements
 - Don't reset MRT when there is not system level MRT reset functions.

[2.0.3]

- Bug Fixes
 - Fixed violations of MISRA C-2012 rule 10.1 and 10.4.
 - Fixed the wrong count value assertion in MRT_StartTimer API.

[2.0.2]

- Bug Fixes
 - Fixed violations of MISRA C-2012 rule 10.4.

[2.0.1]

• Added control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.0]

• Initial version.

PINT

[2.2.0]

- Fixed
 - Fixed the issue that clear interrupt flag when it's not handled. This causes events to be lost.
- Changed
 - Used one callback for one PINT instance. It's unnecessary to provide different callbacks for all PINT events.

[2.1.13]

- Improvements
 - Added instance array for PINT to adapt more devices.
 - Used release reset instead of reset PINT which may clear other related registers out of PINT.

[2.1.12]

- Bug Fixes
 - Fixed coverity issue.

[2.1.11]

- Bug Fixes
 - Fixed MISRA C-2012 rule 10.7 violation.

[2.1.10]

- New Features
 - Added the driver support for MCXN10 platform with combined interrupt handler.

[2.1.9]

- Bug Fixes
 - Fixed MISRA-2012 rule 8.4.

[2.1.8]

- Bug Fixes
 - Fixed MISRA-2012 rule 10.1 rule 10.4 rule 10.8 rule 18.1 rule 20.9.

[2.1.7]

- Improvements
 - Added fully support for the SECPINT, making it can be used just like PINT.

[2.1.6]

- Bug Fixes
 - Fixed the bug of not enabling common pint clock when enabling security pint clock.

[2.1.5]

- Bug Fixes
 - Fixed issue for MISRA-2012 check.
 - * Fixed rule 10.1 rule 10.3 rule 10.4 rule 10.8 rule 14.4.
 - Changed interrupt init order to make pin interrupt configuration more reasonable.

[2.1.4]

- Improvements
 - Added feature to control distinguish PINT/SECPINT relevant interrupt/clock configurations for PINT_Init and PINT_Deinit API.
 - Swapped the order of clearing PIN interrupt status flag and clearing pending NVIC interrupt in PINT_EnableCallback and PINT_EnableCallbackByIndex function.
 - Bug Fixes
 - * Fixed build issue caused by incorrect macro definitions.

[2.1.3]

- Bug fix:
 - Updated PINT_PinInterruptClrStatus to clear PINT interrupt status when the bit is asserted and check whether was triggered by edge-sensitive mode.
 - Write 1 to IST corresponding bit will clear interrupt status only in edge-sensitive mode and will switch the active level for this pin in level-sensitive mode.
 - Fixed MISRA c-2012 rule 10.1, rule 10.6, rule 10.7.
 - Added FSL_FEATURE_SECPINT_NUMBER_OF_CONNECTED_OUTPUTS to distinguish IRQ relevant array definitions for SECPINT/PINT on lpc55s69 board.
 - Fixed PINT driver c++ build error and remove index offset operation.

[2.1.2]

- Improvement:
 - Improved way of initialization for SECPINT/PINT in PINT_Init API.

[2.1.1]

- Improvement:
 - Enabled secure pint interrupt and add secure interrupt handle.

[2.1.0]

• Added PINT_EnableCallbackByIndex/PINT_DisableCallbackByIndex APIs to enable/disable callback by index.

[2.0.2]

• Added control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.1]

- Bug fix:
 - Updated PINT driver to clear interrupt only in Edge sensitive.

[2.0.0]

• Initial version.

POWER

[2.1.0]

- New features
 - Added BOD control APIs.

[2.0.4]

- Bug Fixes
 - Fixed the typo "Enbale", correcting it as "Enable".

[2.0.3]

- Bug Fixes
 - Fixed doxygen warnings(remove wrong character in annotation).

[2.0.2]

- New Features
 - Added the Enable/DisableDeepSleepIRQ() to enable/disable pin wake up.

[2.0.1]

- Improvements
 - Updated power drive to support PMU.

[2.0.0]

• initial version.

RESET

[2.4.0]

- Improvements
 - Add RESET_ReleasePeripheralReset API.

[2.0.1]

• Update component full_name to "Reset Driver".

[2.0.0]

• initial version.

SCTIMER

[2.5.1]

- Bug Fixes
 - Fixed bug in SCTIMER_SetupCaptureAction: When kSCTIMER_Counter_H is selected, events 12-15 and capture registers 12-15 CAPn_H field can't be used.

[2.5.0]

- Improvements
 - Add SCTIMER_GetCaptureValue API to get capture value in capture registers.

[2.4.9]

- Improvements
 - Supported platforms which don't have system level SCTIMER reset.

[2.4.8]

- Bug Fixes
 - Fixed the issue that the SCTIMER_UpdatePwmDutycycle() can't writes MATCH_H bit and RELOADn_H.

[2.4.7]

- Bug Fixes
 - Fixed the issue that the SCTIMER_UpdatePwmDutycycle() can't configure 100% duty cycle PWM.

[2.4.6]

- Bug Fixes
 - Fixed the issue where the H register was not written as a word along with the L register.
 - Fixed the issue that the SCTIMER_SetCOUNTValue() is not configured with high 16 bits in unify mode.

[2.4.5]

- Bug Fixes
 - Fix SCT_EV_STATE_STATEMSKn macro build error.

[2.4.4]

- Bug Fixes
 - Fix MISRA C-2012 issue 10.8.

[2.4.3]

- Bug Fixes
 - Fixed the wrong way of writing CAPCTRL and REGMODE registers in SC-TIMER_SetupCaptureAction.

[2.4.2]

- Bug Fixes
 - Fixed SCTIMER_SetupPwm 100% duty cycle issue.

[2.4.1]

- Bug Fixes
 - Fixed the issue that MATCHn_H bit and RELOADn_H bit could not be written.

[2.4.0]

[2.3.0]

- Bug Fixes
 - Fixed the potential overflow issue of pulseperiod variable in SC-TIMER_SetupPwm/SCTIMER_UpdatePwmDutycycle API.
 - Fixed the issue of SCTIMER_CreateAndScheduleEvent API does not correctly work with 32 bit unified counter.
 - Fixed the issue of position of clear counter operation in SCTIMER_Init API.
- Improvements
 - Update SCTIMER_SetupPwm/SCTIMER_UpdatePwmDutycycle to support generate 0% and 100% PWM signal.
 - Add SCTIMER_SetupEventActiveDirection API to configure event activity direction.

- Update SCTIMER_StartTimer/SCTIMER_StopTimer API to support start/stop low counter and high counter at the same time.
- Add SCTIMER_SetCounterState/SCTIMER_GetCounterState API to write/read counter current state value.
- Update APIs to make it meaningful.
 - * SCTIMER_SetEventInState
 - * SCTIMER_ClearEventInState
 - * SCTIMER_GetEventInState

[2.2.0]

- Improvements
 - Updated for 16-bit register access.

[2.1.3]

- Bug Fixes
 - Fixed the issue of uninitialized variables in SCTIMER_SetupPwm.
 - Fixed the issue that the Low 16-bit and high 16-bit work independently in SCTIMER driver.
- Improvements
 - Added an enumerable macro of unify counter for user.
 - * kSCTIMER_Counter_U
 - Created new APIs for the RTC driver.
 - * SCTIMER_SetupStateLdMethodAction
 - * SCTIMER_SetupNextStateActionwithLdMethod
 - * SCTIMER_SetCOUNTValue
 - * SCTIMER_GetCOUNTValue
 - * SCTIMER_SetEventInState
 - * SCTIMER_ClearEventInState
 - * SCTIMER_GetEventInState
 - Deprecated legacy APIs for the RTC driver.
 - * SCTIMER_SetupNextStateAction

[2.1.2]

- Bug Fixes
 - MISRA C-2012 issue fixed: rule 10.3, 10.4, 10.6, 10.7, 11.9, 14.2 and 15.5.

[2.1.1]

- Improvements
 - Updated the register and macro names to align with the header of devices.

[2.1.0]

- Bug Fixes
 - Fixed issue where SCT application level Interrupt handler function is occupied by SCT driver.
 - Fixed issue where wrong value for INSYNC field inside SCTIMER_Init function.
 - Fixed issue to change Default value for INSYNC field inside SCTIMER_GetDefaultConfig.

[2.0.1]

- New Features
 - Added control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.0]

• Initial version.

SPI

[2.0.8]

- Bug Fixes
 - Fixed coverity issue.

[2.0.7]

- Bug Fixes
 - Fixed the txData from void * to const void * in transmit API.

[2.0.6]

- Improvements
 - Changed SPI_DUMMYDATA to 0x00.

[2.0.5]

- Bug Fixes
 - Fixed bug that the transfer configuration does not take effect after the first transfer.

[2.0.4]

- Bug Fixes
 - Fixed the issue that when transfer finish callback is invoked TX data is not sent to bus yet.

[2.0.3]

- Improvements
 - Added timeout mechanism when waiting certain states in transfer driver.
 - Fixed MISRA 10.4 issue.

[2.0.2]

- Bug Fixes
 - Fixed Coverity issue of incrementing null pointer in SPI_MasterTransferNonBlocking.
 - Fixed MISRA issues.
 - * Fixed rules 10.1, 10.3, 10.4, 10.6, 14.4.
- New Features
 - Added enumeration for dataWidth.

[2.0.1]

- Bug Fixes
 - Added wait mechanism in SPI_MasterTransferBlocking() API, which checks if master SPI becomes IDLE when the EOT bit is set before returning. This confirms that all data will be sent out by SPI master.
 - Fixed the bug that the EOT bit couldn't be set when only one frame was sent in polling mode and interrupt transfer mode.
- New Features
 - Added macro gate "FSL_SDK_ENABLE_SPI_DRIVER_TRANSACTIONAL_APIS" to enable/disable the transactional APIs, which helps reduce the code size when no nonblocking transfer is used. Enabled default configuration.
 - Added a control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.0]

• Initial version.

SWM

[2.1.2]

- Improvements
 - Reduce RAM footprint.

[2.1.1]

- Bug Fixes
 - MISRA C-2012 issue fixed: rule 10.1 and 10.3.

[2.1.0]

- New Features
 - Supported Flextimer function pin assign.

[2.0.2]

- Bug Fixes
 - MISRA C-2012 issue fixed: rule 14.3.

[2.0.1]

- Bug Fixes
 - MISRA C-2012 issue fixed: rule 10.1, 10.3, and 10.4.

[2.0.0]

- Initial version.
- The API SWM_SetFixedMovablePinSelect() is targeted at the device that has PINASSIGN-FIXED0 register, such as LPC804.

SYSCON

[2.0.1]

- Bug Fixes
 - Fixed issue for MISRA-2012 check.
 - * Fixed rule 10.4.

[2.0.0]

• Initial version.

USART

[2.5.2]

- Improvements
 - Fixed coverity issues.

[2.5.1]

- Improvements
 - Fixed doxygen warning in USART_SetRxIdleTimeout.

[2.5.0]

- New Features
 - Supported new feature of rx idle timeout.

[2.4.0]

- Improvements
 - Used separate data for TX and RX in usart_transfer_t.
- Bug Fixes
 - Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling USART_TransferReceiveNonBlocking, the received data count returned by USART_TransferGetReceiveCount is wrong.

[2.3.0]

- New Features
 - Modified usart_config_t, USART_Init and USART_GetDefaultConfig APIs so that the hardware flow control can be enabled during module initialization.

[2.2.0]

- Improvements
 - Added timeout mechanism when waiting for certain states in transfer driver.
 - Fixed MISRA 10.4 issues.

[2.1.1]

- Bug Fixes
 - Fixed the bug that in USART_SetBaudRate best_diff rather than diff should be used to compare with calculated baudrate.
 - Eliminated IAR pa082 warnings from USART_TransferGetRxRingBufferLength and USART_TransferHandleIRQ.
 - Fixed MISRA issues.
- Improvements
 - Rounded up the calculated sbr value in USART_SetBaudRate to achieve more acurate baudrate setting.
 - Modified USART_ReadBlocking so that if more than one receiver errors occur, all status flags will be cleared and the most severe error status will be returned.

[2.1.0]

- New Features
 - Added new APIs to allow users to configure the USART continuous SCLK feature in synchronous mode transfer.

[2.0.1]

- Bug Fixes
 - Fixed the repeated reading issue of the STAT register while dealing with the IRQ routine.
- New Features
 - Added macro gate "FSL_SDK_ENABLE_USART_DRIVER_TRANSACTIONAL_APIS" to enable/disable the transactional APIs, which helps reduce the code size when no nonblocking transfer is used. Enabled default configuration.
 - Added a control macro to enable/disable the RESET and CLOCK code in current driver.
 - Added macro switch gate "FSL_SDK_USART_DRIVER_ENABLE_BAUDRATE_AUTO_GENERATE" to enable/disable the baud rate to generate automatically. Disabling this feature will help reduce the code size to a certain degree. Default configuration enables auto generating of baud rate.
 - Added the check of baud rate while initializing the USART. If the baud rate calculated is not precise, the software assertion will be triggered.
 - Added a new API to allow users to enable the CTS, which determines whether CTS is used for flow control.

[2.0.0]

• Initial version.

WKT

[2.0.2]

- Bug Fixes
 - Fixed violation of MISRA C-2012 rule 10.3.

[2.0.1]

- New Features
 - Added control macro to enable/disable the RESET and CLOCK code in current driver.

[2.0.0]

• Initial version.

WWDT

[2.1.9]

- Bug Fixes
 - Fixed violation of the MISRA C-2012 rule 10.4.

[2.1.8]

- Improvements
 - Updated the "WWDT_Init" API to add wait operation. Which can avoid the TV value read by CPU still be 0xFF (reset value) after WWDT_Init function returns.

[2.1.7]

- Bug Fixes
 - Fixed the issue that the watchdog reset event affected the system from PMC.
 - Fixed the issue of setting watchdog WDPROTECT field without considering the backwards compatibility.
 - Fixed the issue of clearing bit fields by mistake in the function of WWDT_ClearStatusFlags.

[2.1.5]

- Bug Fixes
 - deprecated a unusable API in WWWDT driver.
 - * WWDT_Disable

[2.1.4]

- Bug Fixes
 - Fixed violation of the MISRA C-2012 rules Rule 10.1, 10.3, 10.4 and 11.9.
 - Fixed the issue of the inseparable process interrupted by other interrupt source.
 - * WWDT_Init

[2.1.3]

- Bug Fixes
 - Fixed legacy issue when initializing the MOD register.

[2.1.2]

- Improvements
 - Updated the "WWDT_ClearStatusFlags" API and "WWDT_GetStatusFlags" API to match QN9090. WDTOF is not set in case of WD reset. Get info from PMC instead.

[2.1.1]

- New Features
 - Added new feature definition macro for devices which have no LCOK control bit in MOD register.
 - Implemented delay/retry in WWDT driver.

[2.1.0]

- Improvements
 - Added new parameter in configuration when initializing WWDT module. This parameter, which must be set, allows the user to deliver the WWDT clock frequency.

[2.0.0]

• Initial version.

1.6 Driver API Reference Manual

This section provides a link to the Driver API RM, detailing available drivers and their usage to help you integrate hardware efficiently.

LPC824

1.7 Middleware Documentation

Find links to detailed middleware documentation for key components. While not all onboard middleware is covered, this serves as a useful reference for configuration and development.

1.7.1 FreeMASTER

freemaster

Chapter 2

LPC824

2.1 Clock Driver

enum _clock_ip_name Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock. Values: enumerator kCLOCK_Sys Clock gate name: Sys. enumerator kCLOCK_Rom Clock gate name: Rom. enumerator kCLOCK_Ram0_1 Clock gate name: Ram0_1. enumerator kCLOCK_Flashreg Clock gate name: Flashreg. enumerator kCLOCK Flash Clock gate name: Flash. enumerator kCLOCK_I2c0 Clock gate name: I2c0. enumerator kCLOCK_Gpio0 Clock gate name: Gpio0. enumerator $kCLOCK_Swm$ Clock gate name: Swm. enumerator kCLOCK_Sct Clock gate name: Sct. enumerator kCLOCK_Wkt Clock gate name: Wkt. enumerator kCLOCK_Mrt Clock gate name: Mrt. enumerator kCLOCK_Spi0 Clock gate name: Spi0.

enumerator kCLOCK_Spi1 Clock gate name: Spi1. enumerator kCLOCK_Crc Clock gate name: Crc. enumerator kCLOCK_Uart0 Clock gate name: Uart0. enumerator kCLOCK_Uart1 Clock gate name: Uart1. enumerator kCLOCK Uart2 Clock gate name: Uart2. enumerator kCLOCK Wwdt Clock gate name: Wwdt. enumerator kCLOCK_Iocon Clock gate name: Iocon. enumerator kCLOCK_Acmp Clock gate name: Acmp. enumerator kCLOCK_I2c1 Clock gate name: I2c1. enumerator kCLOCK_I2c2 Clock gate name: I2c2. enumerator kCLOCK_I2c3 Clock gate name: I2c3. enumerator kCLOCK Adc Clock gate name: Adc. enumerator kCLOCK_Mtb Clock gate name: Mtb. enumerator kCLOCK_Dma Clock gate name: Dma. $enum_{\rm clock_name}$ Clock name used to get clock frequency. Values: enumerator kCLOCK_CoreSysClk Cpu/AHB/AHB matrix/Memories,etc enumerator kCLOCK MainClk Main clock enumerator kCLOCK_SysOsc **Crystal Oscillator** enumerator kCLOCK_Irc IRC12M enumerator kCLOCK ExtClk **External Clock**

```
enumerator kCLOCK_PllOut
        PLL Output
    enumerator kCLOCK_Pllin
        PLL Input
    enumerator kCLOCK_WdtOsc
        Watchdog Oscillator
enum _clock_select
    Clock Mux Switches CLK_MUX_DEFINE(reg, mux) reg is used to define the mux register mux
    is used to define the mux value.
    Values:
    enumerator kSYSPLL From Irc
        Mux SYSPLL from Irc.
    enumerator kSYSPLL From SysOsc
        Mux SYSPLL from SysOsc.
    enumerator kSYSPLL_From_ExtClk
        Mux SYSPLL from ExtClk.
    enumerator kMAINCLK From Irc
        Mux MAINCLK from Irc.
    enumerator kMAINCLK From SysPllIn
        Mux MAINCLK from SysPllIn.
    enumerator kMAINCLK From WdtOsc
        Mux MAINCLK from WdtOsc.
    enumerator kMAINCLK From SysPll
        Mux MAINCLK from SysPll.
    enumerator kCLKOUT From Irc
        Mux CLKOUT from Irc.
    enumerator kCLKOUT_From_SysOsc
        Mux CLKOUT from SysOsc.
    enumerator kCLKOUT From WdtOsc
        Mux CLKOUT from WdtOsc.
    enumerator kCLKOUT From MainClk
        Mux clock out from Main clock.
enum clock divider
    Clock divider.
    Values:
    enumerator kCLOCK DivUsartClk
        Usart Clock Divider.
    enumerator kCLOCK DivClkOut
        Clk Out Divider.
    enumerator kCLOCK_DivUartFrg
        Uart Frg Divider.
    enumerator kCLOCK IOCONCLKDiv6
        IOCON Clock Div6 Divider.
```

enumerator kCLOCK IOCONCLKDiv5 **IOCON Clock Div5 Divider.** enumerator kCLOCK IOCONCLKDiv4 IOCON Clock Div4 Divider. enumerator kCLOCK IOCONCLKDiv3 IOCON Clock Div3 Divider. enumerator kCLOCK IOCONCLKDiv2 IOCON Clock Div2 Divider. enumerator kCLOCK IOCONCLKDiv1 IOCON Clock Div1 Divider. enumerator kCLOCK IOCONCLKDiv0 IOCON Clock Div0 Divider. enum _clock_wdt_analog_freq watch dog analog output frequency Values: enumerator kCLOCK_WdtAnaFreq0HZ Watch dog analog output frequency is 0HZ. enumerator kCLOCK_WdtAnaFreq600KHZ Watch dog analog output frequency is 600KHZ. enumerator kCLOCK WdtAnaFreq1050KHZ Watch dog analog output frequency is 1050KHZ. enumerator kCLOCK_WdtAnaFreq1400KHZ Watch dog analog output frequency is 1400KHZ. enumerator kCLOCK WdtAnaFreq1750KHZ Watch dog analog output frequency is 1750KHZ. enumerator kCLOCK WdtAnaFreq2100KHZ Watch dog analog output frequency is 2100KHZ. enumerator kCLOCK WdtAnaFreq2400KHZ Watch dog analog output frequency is 2400KHZ. enumerator kCLOCK_WdtAnaFreq2700KHZ Watch dog analog output frequency is 2700KHZ. enumerator kCLOCK_WdtAnaFreq3000KHZ Watch dog analog output frequency is 3000KHZ. enumerator kCLOCK WdtAnaFreq3250KHZ Watch dog analog output frequency is 3250KHZ. enumerator kCLOCK_WdtAnaFreq3500KHZ Watch dog analog output frequency is 3500KHZ. enumerator kCLOCK WdtAnaFreq3750KHZ Watch dog analog output frequency is 3750KHZ. enumerator kCLOCK WdtAnaFreq4000KHZ Watch dog analog output frequency is 4000KHZ.
```
enumerator kCLOCK_WdtAnaFreq4200KHZ
         Watch dog analog output frequency is 4200KHZ.
     enumerator kCLOCK WdtAnaFreq4400KHZ
         Watch dog analog output frequency is 4400KHZ.
     enumerator kCLOCK_WdtAnaFreq4600KHZ
         Watch dog analog output frequency is 4600KHZ.
enum clock sys pll src
    PLL clock definition.
     Values:
     enumerator kCLOCK SysPllSrcIrc
         system pll source from FRO
     enumerator kCLOCK SysPllSrcSysosc
         system pll source from system osc
     enumerator kCLOCK SysPllSrcExtClk
         system pll source from ext clkin
enum clock main clk src
    Main clock source definition.
     Values:
     enumerator kCLOCK_MainClkSrcIrc
         main clock source from FRO
     enumerator kCLOCK MainClkSrcSysPllin
         main clock source from pll input
     enumerator kCLOCK MainClkSrcWdtOsc
         main clock source from watchdog oscillator
     enumerator kCLOCK_MainClkSrcSysPll
         main clock source from system pll
typedef enum _clock_ip_name clock_ip_name_t
     Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.
typedef enum _clock_name clock name t
     Clock name used to get clock frequency.
typedef enum clock select clock select t
     Clock Mux Switches CLK_MUX_DEFINE(reg, mux) reg is used to define the mux register mux
    is used to define the mux value.
typedef enum _clock_divider clock_divider_t
     Clock divider.
typedef enum _clock_wdt_analog_freq clock_wdt_analog_freq_t
    watch dog analog output frequency
typedef enum _clock_sys_pll_src clock_sys_pll_src
    PLL clock definition.
typedef enum _clock_main_clk_src clock_main_clk_src_t
    Main clock source definition.
typedef struct _clock_sys_pll clock sys pll t
```

$volatile\ uint32_t\ g_Wdt_Osc_Freq$

watchdog oscilltor clock frequency.

This variable is used to store the watchdog oscillator frequency which is set by CLOCK_InitWdtOsc, and it is returned by CLOCK_GetWdtOscFreq.

volatile uint32_t g_Ext_Clk_Freq

external clock frequency.

This variable is used to store the external clock frequency which is include external oscillator clock and external clk in clock frequency value, it is set by CLOCK_InitExtClkin when CLK IN is used as external clock or by CLOCK_InitSysOsc when external oscillator is used as external clock ,and it is returned by CLOCK_GetExtClkFreq.

FSL_CLOCK_DRIVER_VERSION

CLOCK driver version 2.4.4.

SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY

ADC_CLOCKS

Clock ip name array for ADC.

ACMP_CLOCKS

Clock ip name array for ACMP.

SWM CLOCKS

Clock ip name array for SWM.

ROM CLOCKS

Clock ip name array for ROM.

SRAM_CLOCKS

Clock ip name array for SRAM.

IOCON_CLOCKS

Clock ip name array for IOCON.

GPIO_CLOCKS

Clock ip name array for GPIO.

GPIO_INT_CLOCKS

Clock ip name array for GPIO_INT.

DMA_CLOCKS

Clock ip name array for DMA.

CRC_CLOCKS

Clock ip name array for CRC.

WWDT_CLOCKS

Clock ip name array for WWDT.

SCT_CLOCKS

Clock ip name array for SCT0.

I2C_CLOCKS

Clock ip name array for I2C.

USART_CLOCKS

Clock ip name array for I2C.

SPI_CLOCKS

Clock ip name array for SPI.

MTB_CLOCKS
Clock ip name array for MTB. MRT CLOCKS
Clock ip name array for MRT.
WKT_CLOCKS
Clock ip name array for WKT.
CLK_GATE_DEFINE(reg, bit) Internal used Clock definition only.
CLK_GATE_GET_REG(x)
CLK_GATE_GET_BITS_SHIFT(x)
CLK_MUX_DEFINE(reg, mux)
$\mathrm{CLK}_\mathrm{MUX}_\mathrm{GET}_\mathrm{REG}(x)$
CLK_MUX_GET_MUX(x)
CLK_MAIN_CLK_MUX_DEFINE(preMux, mux)
${\rm CLK_MAIN_CLK_MUX_GET_PRE_MUX}(x)$
$CLK_MAIN_CLK_MUX_GET_MUX(\textbf{x})$
CLK_DIV_DEFINE(reg)
$CLK_DIV_GET_REG(x)$
CLK_WDT_OSC_DEFINE(freq , regValue)
$CLK_WDT_OSC_GET_FREQ(\mathbf{x})$
$CLK_WDT_OSC_GET_REG(x)$
SYS_AHB_CLK_CTRL
<pre>static inline void CLOCK_EnableClock(clock_ip_name_t clk)</pre>
<pre>static inline void CLOCK_DisableClock(clock_ip_name_t clk)</pre>
<pre>static inline void CLOCK_Select(clock_select_t sel)</pre>
static inline void CLOCK_SetClkDivider(<i>clock_divider_t</i> name, uint32_t value)
static inline uint32_t CLOCK_GetClkDivider(<i>clock_divider_t</i> name)
static inline void CLOCK_SetCoreSysClkDiv(uint32_t value)
<pre>void CLOCK_SetMainClkSrc(clock_main_clk_src_t src) Set main clock reference source.</pre>
Parameters
 src – Refer to clock_main_clk_src_t to set the main clock source.
static inline void CLOCK_SetFRGClkMul(uint32_t mul)

 $uint32_t \ \mathrm{CLOCK}_\mathrm{GetMainClkFreq}(void)$

Return Frequency of Main Clock.

Returns Frequency of Main Clock. $\begin{array}{l} \mbox{static inline uint32_t CLOCK_GetCoreSysClkFreq}(void) \\ \mbox{Return Frequency of core.} \end{array}$

Returns

Frequency of core.

uint32_t CLOCK_GetClockOutClkFreq(void) Return Frequency of ClockOut.

Returns

Frequency of ClockOut

uint32_t CLOCK_GetIrcFreq(void) Return Frequency of IRC.

Returns

Frequency of IRC

 $uint32_t\ {\rm CLOCK_GetSysOscFreq}(void)$ Return Frequency of SYSOSC.

Returns

Frequency of SYSOSC

 $uint 32_t \ {\rm CLOCK_Get} Uart {\rm ClkFreq}(void) \\ Get \ UART0 \ frequency.$

Return values UART0 – frequency value.

 $uint32_t \ {\rm CLOCK_GetUart0ClkFreq}(void) \\ Get \ UART0 \ frequency.$

Return values UART0 – frequency value.

uint32_t CLOCK_GetUart1ClkFreq(void) Get UART1 frequency.

Return values UART1 – frequency value.

uint32_t CLOCK_GetUart2ClkFreq(void) Get UART2 frequency.

Return values

 $\rm UART2$ – frequency value.

uint32_t CLOCK_GetFreq(*clock_name_t* clockName) Return Frequency of selected clock.

Returns

Frequency of selected clock

 $uint 32_t \ {\rm CLOCK_GetSystemPLLInClockRate}(void) \\ Return \ System \ PLL \ input \ clock \ rate.$

Returns

System PLL input clock rate

static inline uint32_t CLOCK_GetSystemPLLFreq(void) Return Frequency of System PLL.

Returns

Frequency of PLL

 $static \ in line \ uint 32_t \ {\rm CLOCK_GetWdtOscFreq}(void)$

Get watch dog OSC frequency.

Return values

 $\mathrm{watch}-dog~OSC~frequency~value.$

 $static \ in line \ uint 32_t \ {\rm CLOCK_GetExtClkFreq}(void)$

Get external clock frequency.

Return values

 $\operatorname{external}$ – clock frequency value.

void CLOCK_InitSystemPll(const clock_sys_pll_t *config)
 System PLL initialize.

Parameters

• config – System PLL configurations.

 $static \ in line \ void \ {\rm CLOCK_DenitSystemPll}(void)$

System PLL Deinitialize.

void CLOCK_InitExtClkin(uint32_t clkInFreq)

Init external CLK IN, select the CLKIN as the external clock source.

Parameters

• clkInFreq – external clock in frequency.

 $void \; \mathrm{CLOCK_InitSysOsc}(uint32_t \; oscFreq)$

Init SYS OSC.

Parameters

• oscFreq – oscillator frequency value.

void CLOCK_InitXtalin(uint32_t xtalInFreq)

XTALIN init function system oscillator is bypassed, sys_osc_clk is fed driectly from the XTALIN.

Parameters

• xtalInFreq – XTALIN frequency value

Returns

Frequency of PLL

static inline void CLOCK_DeinitSysOsc(void)

Deinit SYS OSC.

void CLOCK_InitWdtOsc(clock_wdt_analog_freq_t wdtOscFreq, uint32_t wdtOscDiv)

Init watch dog OSC Any setting of the FREQSEL bits will yield a Fclkana value within 40% of the listed frequency value. The watchdog oscillator is the clock source with the lowest power consumption. If accurate timing is required, use the FRO or system oscillator. The frequency of the watchdog oscillator is undefined after reset. The watchdog oscillator frequency must be programmed by writing to the WDTOSCCTRL register before using the watchdog oscillator. Watchdog osc output frequency = wdtOscFreq / wdtOscDiv, should in range 9.3KHZ to 2.3MHZ.

Parameters

- wdtOscFreq watch dog analog part output frequency, reference _wdt_analog_output_freq.
- wdtOscDiv watch dog analog part output frequency divider, shoule be a value >= 2U and multiple of 2

 $\begin{array}{l} \mbox{static inline void CLOCK_DeinitWdtOsc}(void) \\ \mbox{Deinit watch dog OSC.} \end{array}$

bool CLOCK_SetUARTFRGClkFreq(uint32_t freq) Set UARTFRG.

> *Deprecated:* Do not use this function. Refer to CLOCK_SetFRGClkMul().

Parameters

• freq – UART clock src.

void CLOCK_UpdateClkOUTsrc(void)

updates the clock source of the CLKOUT

static inline void CLOCK_SetUARTFRGMULT(uint32_t mul)

Set UARTFRGMULT.

Parameters

• mul – UARTFRGMULT.

uint32_t targetFreq

System pll fclk output frequency, the output frequency should be lower than 100MHZ

clock_sys_pll_src src

System pll clock source

struct _clock_sys_pll

#include <fsl_clock.h> PLL configuration structure.

2.2 CRC: Cyclic Redundancy Check Driver

FSL_CRC_DRIVER_VERSION

CRC driver version. Version 2.1.1.

Current version: 2.1.1

Change log:

- Version 2.0.0
 - initial version
- Version 2.0.1
 - add explicit type cast when writing to WR_DATA
- Version 2.0.2
 - Fix MISRA issue
- Version 2.1.0
 - Add CRC_WriteSeed function
- Version 2.1.1
 - Fix MISRA issue

```
enum _crc_polynomial

CRC polynomials to use.

Values:

enumerator kCRC_Polynomial_CRC_CCITT

x^16+x^12+x^5+1

enumerator kCRC_Polynomial_CRC_16

x^16+x^15+x^2+1

enumerator kCRC_Polynomial_CRC_32

x^32+x^26+x^23+x^22+x^16+x^12+x^11+x^10+x^8+x^7+x^5+x^4+x^2+x+1

typedef enum_crc_polynomial crc_polynomial_t
```

CRC polynomials to use.

typedef struct $_crc_config$ crc_config_t

CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

void CRC_Init(CRC_Type *base, const crc_config_t *config)
Enables and configures the CRC peripheral module.

This functions enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

Parameters

- base CRC peripheral address.
- config CRC module configuration structure.

static inline void CRC_Deinit(CRC_Type *base)

Disables the CRC peripheral module.

This functions disables the CRC peripheral clock in the LPC SYSCON block.

Parameters

• base – CRC peripheral address.

void CRC_Reset(CRC_Type *base)

resets CRC peripheral module.

Parameters

• base – CRC peripheral address.

void CRC_WriteSeed(CRC_Type *base, uint32_t seed)

Write seed to CRC peripheral module.

Parameters

- base CRC peripheral address.
- seed CRC Seed value.

 $void \ {\rm CRC_GetDefaultConfig}(\textit{crc_config_t} * config)$

Loads default values to CRC protocol configuration structure.

Loads default values to CRC protocol configuration structure. The default values are:

$$\label{eq:config-polynomial} \begin{split} & config->polynomial = kCRC_Polynomial_CRC_CCITT; \\ & config->reverseIn = false; \\ & config->complementIn = false; \\ & config->reverseOut = false; \\ & config->complementOut = false; \\ & config->seed = 0xFFFFU; \end{split}$$

Parameters

• config – CRC protocol configuration structure

void CRC_GetConfig(CRC_Type *base, crc_config_t *config)
Loads actual values configured in CRC peripheral to CRC protocol configuration structure.

The values, including seed, can be used to resume CRC calculation later.

Parameters

- base CRC peripheral address.
- config CRC protocol configuration structure

void CRC_WriteData(CRC_Type *base, const uint8_t *data, size_t dataSize)

Writes data to the CRC module.

Writes input data buffer bytes to CRC data register.

Parameters

- base CRC peripheral address.
- data Input data stream, MSByte in data[0].
- dataSize Size of the input data buffer in bytes.

static inline uint32_t CRC_Get32bitResult(CRC_Type *base)

Reads 32-bit checksum from the CRC module.

Reads CRC data register.

Parameters

• base – CRC peripheral address.

Returns

final 32-bit checksum, after configured bit reverse and complement operations.

 $static \ inline \ uint16_t \ {\rm CRC_Get16bitResult}(CRC_Type \ *base)$

Reads 16-bit checksum from the CRC module.

Reads CRC data register.

Parameters

• base – CRC peripheral address.

Returns

final 16-bit checksum, after configured bit reverse and complement operations.

 $CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT$

Default configuration structure filled by CRC_GetDefaultConfig(). Uses CRC-16/CCITT-FALSE as default.

 $struct_crc_config$

#include <fsl_crc.h> CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

Public Members

crc_polynomial_t polynomial CRC polynomial.

bool reverseIn Reverse bits on input.

- bool complementIn Perform 1's complement on input.
- bool reverseOut Reverse bits on output.
- **bool** complementOut

Perform 1's complement on output.

$uint32_t \; {\rm seed}$

Starting checksum value.

2.3 DMA: Direct Memory Access Controller Driver

void DMA_Init(DMA_Type *base) Initializes DMA peripheral.

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

• base – DMA peripheral base address.

 $void \, \mathrm{DMA_Deinit}(DMA_Type \ *base)$

Deinitializes DMA peripheral.

This function gates the DMA clock.

Parameters

• base – DMA peripheral base address.

void DMA_InstallDescriptorMemory(DMA_Type *base, void *addr)

Install DMA descriptor memory.

This function used to register DMA descriptor memory for linked transfer, a typical case is ping pong transfer which will request more than one DMA descriptor memory space, althrough current DMA driver has a default DMA descriptor buffer, but it support one DMA descriptor for one channel only.

Parameters

- ${\rm base}-DMA$ base address.
- addr DMA descriptor address

static inline bool DMA_ChannelIsActive(DMA_Type *base, uint32_t channel) Return whether DMA channel is processing transfer.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

Returns

True for active state, false otherwise.

static inline bool DMA_ChannelIsBusy(DMA_Type *base, uint32_t channel)

Return whether DMA channel is busy.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

Returns

True for busy state, false otherwise.

static inline void DMA_EnableChannelInterrupts(DMA_Type *base, uint32_t channel) Enables the interrupt source for the DMA transfer.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA_DisableChannelInterrupts(DMA_Type *base, uint32_t channel) Disables the interrupt source for the DMA transfer.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA_EnableChannel(DMA_Type *base, uint32_t channel)

Enable DMA channel.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

 $static \ in line \ void \ {\rm DMA_DisableChannel}(DMA_Type \ *base, \ uint 32_t \ channel)$

Disable DMA channel.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA_EnableChannelPeriphRq(DMA_Type *base, uint32_t channel) Set PERIPHREQEN of channel configuration register.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA_DisableChannelPeriphRq(DMA_Type *base, uint32_t channel) Get PERIPHREQEN value of channel configuration register.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

Returns

True for enabled PeriphRq, false for disabled.

void DMA_ConfigureChannelTrigger(DMA_Type *base, uint32_t channel, *dma_channel_trigger_t* *trigger)

Set trigger settings of DMA channel.

Deprecated:

Do not use this function. It has been superceded by DMA_SetChannelConfig.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- trigger trigger configuration.

set channel config.

This function provide a interface to configure channel configuration reisters.

Parameters

- base DMA base address.
- channel DMA channel number.
- trigger channel configurations structure.
- isPeriph true is periph request, false is not.

static inline uint32_t DMA_SetChannelXferConfig(bool reload, bool clrTrig, bool intA, bool intB, uint8_t width, uint8_t srcInc, uint8_t dstInc, uint32_t bytes)

DMA channel xfer transfer configurations.

Parameters

- reload true is reload link descriptor after current exhaust, false is not
- + $\operatorname{clrTrig}$ true is clear trigger status, wait software trigger, false is not
- intA enable interruptA
- intB enable interruptB
- width transfer width
- srcInc source address interleave size
- dstInc destination address interleave size
- bytes transfer bytes

Returns

The vaule of xfer config

uint32_t DMA_GetRemainingBytes(DMA_Type *base, uint32_t channel) Gets the remaining bytes of the current DMA descriptor transfer.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

Returns

The number of bytes which have not been transferred yet.

static inline void DMA_SetChannelPriority(DMA_Type *base, uint32_t channel, *dma_priority_t* priority)

Set priority of channel configuration register.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- priority Channel priority value.

static inline *dma_priority_t* DMA_GetChannelPriority(**DMA_Type *base, uint32_t channel**) Get priority of channel configuration register.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

Returns

Channel priority value.

static inline void DMA_SetChannelConfigValid(DMA_Type *base, uint32_t channel) Set channel configuration valid.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

static inline void DMA_DoChannelSoftwareTrigger(DMA_Type *base, uint32_t channel)

Do software trigger for the channel.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.

 $static\ in line\ void\ {\rm DMA_LoadChannelTransferConfig} (DMA_Type\ *base,\ uint 32_t\ channel,\ uint 32_t\ chan$

xfer)

Load channel transfer configurations.

Parameters

- base DMA peripheral base address.
- channel DMA channel number.
- xfer transfer configurations.

void DMA_CreateDescriptor(*dma_descriptor_t* *desc, *dma_xfercfg_t* *xfercfg, void *srcAddr, void *dstAddr, void *nextDesc)

Create application specific DMA descriptor to be used in a chain in transfer.

Deprecated:

Do not use this function. It has been superceded by DMA_SetupDescriptor.

Parameters

- desc DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- $\operatorname{srcAddr}$ Address of last item to transmit

- dstAddr Address of last item to receive.
- nextDesc Address of next descriptor in chain.

setup dma descriptor

Note: This function do not support configure wrap descriptor.

Parameters

- desc DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- srcStartAddr Start address of source address.
- ${\rm dstStartAddr}$ Start address of destination address.
- nextDesc Address of next descriptor in chain.

void DMA_SetupChannelDescriptor(dma_descriptor_t *desc, uint32_t xfercfg, void *srcStartAddr, void *dstStartAddr, void *nextDesc, dma_burst_wrap_t wrapType, uint32_t burstSize)

setup dma channel descriptor

Note: This function support configure wrap descriptor.

Parameters

- desc DMA descriptor address.
- xfercfg Transfer configuration for DMA descriptor.
- $\bullet \ {\rm srcStartAddr} {\rm Start} \ {\rm address} \ of \ {\rm source} \ {\rm address}.$
- ${\rm dstStartAddr}$ Start address of destination address.
- nextDesc Address of next descriptor in chain.
- wrapType burst wrap type.
- burstSize burst size, reference _dma_burst_size.

load channel transfer decriptor.

This function can be used to load desscriptor to driver internal channel descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

a. for the polling transfer, application can allocate a local descriptor memory table to prepare a descriptor firstly and then call this api to load the configured descriptor to driver descriptor table.

DMA_Init(DMA0); DMA_EnableChannel(DMA0, DEMO_DMA_CHANNEL); DMA_SetupDescriptor(desc, xferCfg, s_srcBuffer, &s_destBuffer[0], NULL); DMA_LoadChannelDescriptor(DMA0, DEMO_DMA_CHANNEL, (dma_descriptor_t *)desc); DMA_DoChannelSoftwareTrigger(DMA0, DEMO_DMA_CHANNEL); while(DMA_ChannelIsBusy(DMA0, DEMO_DMA_CHANNEL)) {}

Parameters

• base – DMA base address.

- channel DMA channel.
- descriptor configured DMA descriptor.

void DMA_AbortTransfer(dma_handle_t *handle)

Abort running transfer by handle.

This function aborts DMA transfer specified by handle.

Parameters

• handle – DMA handle pointer.

void DMA_CreateHandle(*dma_handle_t* *handle, DMA_Type *base, uint32_t channel) Creates the DMA handle.

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

Parameters

- handle DMA handle pointer. The DMA handle stores callback function and parameters.
- base DMA peripheral base address.
- channel DMA channel number.

void DMA_SetCallback(*dma_handle_t* *handle, *dma_callback* callback, void *userData) Installs a callback function for the DMA transfer.

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

Parameters

- handle DMA handle pointer.
- callback DMA callback function pointer.
- userData Parameter for callback function.

void DMA_PrepareTransfer(*dma_transfer_config_t* *config, void *srcAddr, void *dstAddr, uint32_t byteWidth, uint32_t transferBytes, *dma_transfer_type_t* type, void *nextDesc)

Prepares the DMA transfer structure.

Deprecated:

Do not use this function. It has been superceded by DMA_PrepareChannelTransfer. This function prepares the transfer configuration structure according to the user input.

Note: The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

Parameters

- config The user configuration structure of type dma_transfer_t.
- srcAddr DMA transfer source address.
- dstAddr DMA transfer destination address.
- byteWidth DMA transfer destination address width(bytes).
- transferBytes DMA transfer bytes to be transferred.

- type DMA transfer type.
- nextDesc Chain custom descriptor to transfer.

void DMA_PrepareChannelTransfer(*dma_channel_config_t* *config, void *srcStartAddr, void *dstStartAddr, uint32_t xferCfg, *dma_transfer_type_t* type, *dma_channel_trigger_t* *trigger_woid *nextDece)

dma_channel_trigger_t *trigger, void *nextDesc)

Prepare channel transfer configurations.

This function used to prepare channel transfer configurations.

Parameters

- config Pointer to DMA channel transfer configuration structure.
- srcStartAddr source start address.
- dstStartAddr destination start address.
- xferCfg xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value.
- type transfer type.
- trigger DMA channel trigger configurations.
- nextDesc address of next descriptor.

status_t DMA_SubmitTransfer(dma_handle_t *handle, dma_transfer_config_t *config)
Submits the DMA transfer request.

Deprecated:

Do not use this function. It has been superceded by DMA_SubmitChannelTransfer.

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

Parameters

- handle DMA handle pointer.
- config Pointer to DMA transfer configuration structure.

Return values

- kStatus_DMA_Success It means submit transfer request succeed.
- kStatus_DMA_QueueFull It means TCD queue is full. Submit transfer request is not allowed.
- kStatus_DMA_Busy It means the given channel is busy, need to submit request later.

void DMA_SubmitChannelTransferParameter(*dma_handle_t* *handle, uint32_t xferCfg, void

*srcStartAddr, void *dstStartAddr, void *nextDesc)

Submit channel transfer paramter directly.

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

a. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

DMA_SetChannelConfig(base, channel, trigger, isPeriph);

DMA_CreateHandle(handle, base, channel)

DMA_SubmitChannelTransferParameter(handle, DMA_CHANNEL_XFER(reload, clrTrig,

 \rightarrow intA, intB, width, srcInc, dstInc,

bytes), srcStartAddr, dstStartAddr, NULL);

DMA_StartTransfer(handle)

b. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

define link descriptor table in application with macro DMA ALLOCATE LINK DESCRIPTOR(nextDesc[3]); DMA SetupDescriptor(nextDesc0, DMA CHANNEL XFER(reload, clrTrig, intA, intB, width, \rightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc1); DMA SetupDescriptor(nextDesc1, DMA CHANNEL XFER(reload, clrTrig, intA, intB, width, \rightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc2); DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \leftrightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, NULL); DMA SetChannelConfig(base, channel, trigger, isPeriph); DMA CreateHandle(handle, base, channel) DMA SubmitChannelTransferParameter(handle, DMA CHANNEL XFER(reload, clrTrig, \rightarrow intA, intB, width, srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc0);

DMA_StartTransfer(handle);

Parameters

- handle Pointer to DMA handle.
- xferCfg xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value.
- $\bullet\ {\rm srcStartAddr}- source\ start\ address.$
- dstStartAddr destination start address.
- nextDesc address of next descriptor.

void DMA_SubmitChannelDescriptor(dma_handle_t *handle, dma_descriptor_t *descriptor)
Submit channel descriptor.

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, this functiono is typical for the ping pong case:

a. for the ping pong case, application should responsible for the descriptor, for example, application should prepare two descriptor table with macro.

define link descriptor table in application with macro DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[2]); DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, → srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc1); DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, → srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc0); (continues on next page)

(continued from previous page)

```
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelDescriptor(handle, nextDesc0);
DMA_StartTransfer(handle);
```

Parameters

- handle Pointer to DMA handle.
- descriptor descriptor to submit.

status_t DMA SubmitChannelTransfer(dma_handle_t *handle, dma_channel_config_t *config) Submits the DMA channel transfer request.

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time. It is used for the case:

a. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

DMA_CreateHandle(handle, base, channel) DMA PrepareChannelTransfer(config,srcStartAddr,dstStartAddr,xferCfg,type,trigger,NULL); DMA_SubmitChannelTransfer(handle, config) DMA_StartTransfer(handle)

b. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

define link descriptor table in application with macro DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc); DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \leftrightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc1); DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \rightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, nextDesc2); DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \rightarrow srcInc, dstInc, bytes), srcStartAddr, dstStartAddr, NULL); DMA_CreateHandle(handle, base, channel) $DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type, trigger, the startAddr, the sta$ \rightarrow nextDesc0); DMA_SubmitChannelTransfer(handle, config)

DMA StartTransfer(handle)

c. for the ping pong case, application should responsible for link descriptor, for example, application should prepare two descriptor table with macro, the head descriptor in driver can be used for the first transfer descriptor.

define link descriptor table in application with macro DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \rightarrow srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc1);

DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, \leftrightarrow srcInc, dstInc, bytes),

srcStartAddr, dstStartAddr, nextDesc0);

(continues on next page)

(continued from previous page)

DMA_CreateHandle(handle, base, channel) DMA_PrepareChannelTransfer(config,srcStartAddr,dstStartAddr,xferCfg,type,trigger, →nextDesc0); DMA_SubmitChannelTransfer(handle, config) DMA_StartTransfer(handle)

Parameters

- handle DMA handle pointer.
- config Pointer to DMA transfer configuration structure.

Return values

- kStatus_DMA_Success It means submit transfer request succeed.
- kStatus_DMA_QueueFull It means TCD queue is full. Submit transfer request is not allowed.
- kStatus_DMA_Busy It means the given channel is busy, need to submit request later.

void DMA_StartTransfer(dma_handle_t *handle)

DMA start transfer.

This function enables the channel request. User can call this function after submitting the transfer request It will trigger transfer start with software trigger only when hardware trigger is not used.

Parameters

• handle – DMA handle pointer.

void DMA_IRQHandle(DMA_Type *base)

DMA IRQ handler for descriptor transfer complete.

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

Parameters

• base – DMA base address.

FSL_DMA_DRIVER_VERSION

DMA driver version.

Version 2.5.3.

_dma_transfer_status DMA transfer status

Values:

enumerator kStatus_DMA_Busy Channel is busy and can't handle the transfer request.

_dma_addr_interleave_size dma address interleave size

Values:

enumerator kDMA_AddressInterleave0xWidth dma source/destination address no interleave

enumerator kDMA_AddressInterleave1xWidth dma source/destination address interleave 1xwidth

enumerator kDMA AddressInterleave2xWidth dma source/destination address interleave 2xwidth enumerator kDMA_AddressInterleave4xWidth dma source/destination address interleave 3xwidth dma transfer width dma transfer width Values: enumerator kDMA Transfer8BitWidth dma channel transfer bit width is 8 bit enumerator kDMA Transfer16BitWidth dma channel transfer bit width is 16 bit enumerator kDMA Transfer32BitWidth dma channel transfer bit width is 32 bit enum dma priority DMA channel priority. Values: enumerator kDMA_ChannelPriority0 Highest channel priority - priority 0 enumerator kDMA_ChannelPriority1 Channel priority 1 enumerator kDMA_ChannelPriority2 **Channel priority 2** enumerator kDMA_ChannelPriority3 Channel priority 3 enumerator kDMA ChannelPriority4 Channel priority 4 enumerator kDMA ChannelPriority5 Channel priority 5 enumerator kDMA ChannelPriority6 Channel priority 6 enumerator kDMA ChannelPriority7 Lowest channel priority - priority 7 enum dma int DMA interrupt flags. Values: enumerator kDMA_IntA DMA interrupt flag A enumerator kDMA IntB DMA interrupt flag B enumerator kDMA_IntError DMA interrupt flag error

 $enum_dma_trigger_type$ DMA trigger type. Values: enumerator kDMA_NoTrigger Trigger is disabled enumerator kDMA_LowLevelTrigger Low level active trigger enumerator kDMA_HighLevelTrigger High level active trigger enumerator kDMA_FallingEdgeTrigger Falling edge active trigger enumerator kDMA RisingEdgeTrigger Rising edge active trigger _dma_burst_size DMA burst size Values: enumerator kDMA_BurstSize1 burst size 1 transfer enumerator kDMA_BurstSize2 burst size 2 transfer enumerator kDMA_BurstSize4 burst size 4 transfer enumerator kDMA BurstSize8 burst size 8 transfer enumerator kDMA BurstSize16 burst size 16 transfer enumerator kDMA BurstSize32 burst size 32 transfer enumerator kDMA BurstSize64 burst size 64 transfer enumerator kDMA BurstSize128 burst size 128 transfer enumerator kDMA BurstSize256 burst size 256 transfer enumerator kDMA BurstSize512 burst size 512 transfer enumerator kDMA BurstSize1024 burst size 1024 transfer enum dma trigger burst DMA trigger burst. Values:

Single transfer enumerator kDMA_LevelBurstTransfer Burst transfer driven by level trigger enumerator kDMA_EdgeBurstTransfer1 Perform 1 transfer by edge trigger enumerator kDMA EdgeBurstTransfer2 Perform 2 transfers by edge trigger enumerator kDMA EdgeBurstTransfer4 Perform 4 transfers by edge trigger enumerator kDMA_EdgeBurstTransfer8 Perform 8 transfers by edge trigger enumerator kDMA_EdgeBurstTransfer16 Perform 16 transfers by edge trigger enumerator kDMA EdgeBurstTransfer32 Perform 32 transfers by edge trigger enumerator kDMA_EdgeBurstTransfer64 Perform 64 transfers by edge trigger enumerator kDMA_EdgeBurstTransfer128 Perform 128 transfers by edge trigger enumerator kDMA_EdgeBurstTransfer256 Perform 256 transfers by edge trigger enumerator kDMA EdgeBurstTransfer512 Perform 512 transfers by edge trigger enumerator kDMA EdgeBurstTransfer1024 Perform 1024 transfers by edge trigger enum _dma_burst_wrap DMA burst wrapping. Values: enumerator kDMA_NoWrap Wrapping is disabled enumerator kDMA SrcWrap Wrapping is enabled for source enumerator kDMA DstWrap Wrapping is enabled for destination enumerator kDMA_SrcAndDstWrap Wrapping is enabled for source and destination enum _dma_transfer_type DMA transfer type. Values: enumerator kDMA MemoryToMemory Transfer from memory to memory (increment source and destination)

enumerator kDMA SingleTransfer

enumerator kDMA_PeripheralToMemory
Transfer from peripheral to memory (increment only destination)
enumerator kDMA_MemoryToPeripheral
Transfer from memory to peripheral (increment only source)
enumerator kDMA_StaticToStatic
Peripheral to static memory (do not increment source or destination)
typedef struct _ <i>dma_descriptor</i> dma_descriptor_t DMA descriptor structure.
typedef struct _ <i>dma_xfercfg</i> dma_xfercfg_t DMA transfer configuration.
typedef enum _ <i>dma_priority</i> dma_priority_t DMA channel priority.
typedef enum _ <i>dma_int</i> dma_irq_t DMA interrupt flags.
typedef enum _ <i>dma_trigger_type</i> dma_trigger_type_t DMA trigger type.
typedef enum _ <i>dma_trigger_burst</i> dma_trigger_burst_t DMA trigger burst.
typedef enum_ <i>dma_burst_wrap</i> dma_burst_wrap_t DMA burst wrapping.
typedef enum_ <i>dma_transfer_type</i> dma_transfer_type_t DMA transfer type.
typedef struct _ <i>dma_channel_trigger</i> dma_channel_trigger_t DMA channel trigger.
typedef struct _ <i>dma_channel_config</i> dma_channel_config_t DMA channel trigger.
typedef struct_ <i>dma_transfer_config</i> dma_transfer_config_t DMA transfer configuration.
typedef void (*dma_callback)(struct _ <i>dma_handle</i> *handle, void *userData, bool transferDone, uint32_t intmode)
Define Callback function for DMA.
typedef struct _ <i>dma_handle</i> dma_handle_t DMA transfer handle structure.
DMA_MAX_TRANSFER_COUNT DMA max transfer size.
FSL_FEATURE_DMA_NUMBER_OF_CHANNELSn(x) DMA channel numbers.
FSL_FEATURE_DMA_MAX_CHANNELS
FSL_FEATURE_DMA_ALL_CHANNELS
FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE DMA head link descriptor table align size.

DMA_ALLOCATE_HEAD_DESCRIPTORS(name, number)

DMA head descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

DMA_ALLOCATE_HEAD_DESCRIPTORS_AT_NONCACHEABLE(name, number)

DMA head descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.

Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

DMA_ALLOCATE_LINK_DESCRIPTORS(name, number)

DMA link descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

DMA_ALLOCATE_LINK_DESCRIPTORS_AT_NONCACHEABLE(name, number)

DMA link descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.

Parameters

- name Allocate decriptor name.
- number Number of descriptor to be allocated.

DMA_ALLOCATE_DATA_TRANSFER_BUFFER(name, width)

DMA transfer buffer address need to align with the transfer width.

DMA_CHANNEL_GROUP(channel)

DMA_CHANNEL_INDEX(base, channel)

 ${\rm DMA_COMMON_REG_GET}(base, channel, reg)$

DMA linked descriptor address algin size.

 ${\rm DMA_COMMON_CONST_REG_GET}(base, channel, reg)$

DMA_COMMON_REG_SET(base, channel, reg, value)

DMA_DESCRIPTOR_END_ADDRESS(start, inc, bytes, width)

DMA descriptor end address calculate.

Parameters

- start start address
- inc address interleave size
- bytes transfer bytes

• width - transfer width

DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, srcInc, dstInc, bytes)

 $struct_dma_descriptor$

#include <fsl_dma.h> DMA descriptor structure.

Public Members

volatile uint32_t xfercfg Transfer configuration

void *srcEndAddr Last source address of DMA transfer

void *dstEndAddr Last destination address of DMA transfer

void *linkToNextDesc Address of next DMA descriptor in chain

 $struct _dma_xfercfg$

#include <fsl_dma.h> DMA transfer configuration.

Public Members

```
bool valid
```

Descriptor is ready to transfer

 $bool \ {\rm reload}$

Reload channel configuration register after current descriptor is exhausted

 $bool \ \mathrm{swtrig}$

Perform software trigger. Transfer if fired when 'valid' is set

bool clrtrig

Clear trigger

 $bool \ {\rm intA}$

Raises IRQ when transfer is done and set IRQA status register flag

 $bool \ {\rm intB}$

Raises IRQ when transfer is done and set IRQB status register flag

$uint8_t \; {\rm byteWidth}$

Byte width of data to transfer

 $uint8_t \; {\rm srcInc}$

Increment source address by 'srcInc' x 'byteWidth'

 $uint8_t \; \mathrm{dstInc}$

Increment destination address by 'dstInc' x 'byteWidth'

uint16_t transferCount

Number of transfers

```
struct _dma_channel_trigger
```

#include <fsl_dma.h> DMA channel trigger.

Public Members

dma_trigger_type_t type Select hardware trigger as edge triggered or level triggered.

dma_trigger_burst_t burst

Select whether hardware triggers cause a single or burst transfer.

dma_burst_wrap_t wrap

Select wrap type, source wrap or dest wrap, or both.

struct _dma_channel_config
 #include <fsl_dma.h> DMA channel trigger.

Public Members

void *srcStartAddr Source data address

void *dstStartAddr

Destination data address

void *nextDesc

Chain custom descriptor

uint32_t xferCfg channel transfer configurations dma_channel_trigger_t *trigger

DMA trigger type

bool isPeriph select the request type

struct _dma_transfer_config
 #include <fsl_dma.h> DMA transfer configuration.

Public Members

uint8_t *srcAddr Source data address uint8_t *dstAddr

Destination data address

uint8_t *nextDesc

Chain custom descriptor

dma_xfercfg_t xfercfg Transfer options

bool isPeriph

DMA transfer is driven by peripheral

$struct_dma_handle$

#include <fsl_dma.h> DMA transfer handle structure.

Public Members

dma_callback callback

Callback function. Invoked when transfer of descriptor with interrupt flag finishes

void *userData

Callback function parameter

DMA_Type *base DMA peripheral base address

uint8_t channel DMA channel number

2.4 FLEXCOMM: FLEXCOMM Driver

2.5 FLEXCOMM Driver

```
FSL_FLEXCOMM_DRIVER_VERSION
    FlexCOMM driver version 2.0.2.
enum FLEXCOMM PERIPH T
    FLEXCOMM peripheral modes.
    Values:
    enumerator FLEXCOMM PERIPH NONE
        No peripheral
    enumerator FLEXCOMM PERIPH USART
        USART peripheral
    enumerator FLEXCOMM PERIPH SPI
        SPI Peripheral
    enumerator FLEXCOMM PERIPH I2C
        I2C Peripheral
    enumerator FLEXCOMM PERIPH I2S TX
        I2S TX Peripheral
    enumerator FLEXCOMM_PERIPH_I2S_RX
        I2S RX Peripheral
typedef void (*flexcomm_irq_handler_t)(void *base, void *handle)
    Typedef for interrupt handler.
IRQn_Type const kFlexcommIrqs[]
    Array with IRQ number for each FLEXCOMM module.
uint32_t FLEXCOMM_GetInstance(void *base)
    Returns instance number for FLEXCOMM module with given base address.
status_t FLEXCOMM_Init(void *base, FLEXCOMM_PERIPH_T periph)
    Initializes FLEXCOMM and selects peripheral mode according to the second parameter.
void FLEXCOMM_SetIRQHandler(void *base, flexcomm_irq_handler_t handler, void
                              *flexcommHandle)
    Sets IRQ handler for given FLEXCOMM module. It is used by drivers register IRQ handler
    according to FLEXCOMM mode.
```

2.6 I2C: Inter-Integrated Circuit Driver

2.7 I2C DMA Driver

void I2C_MasterTransferCreateHandleDMA(I2C_Type *base, *i2c_master_dma_handle_t* *handle, *i2c_master_dma_transfer_callback_t* callback, void *userData, *dma_handle_t* *dmaHandle)

Init the I2C handle which is used in transactional functions.

Parameters

- base I2C peripheral base address
- handle pointer to i2c_master_dma_handle_t structure
- callback pointer to user callback function
- ${\rm userData}$ user param passed to the callback function
- dmaHandle DMA handle pointer

Performs a master dma non-blocking transfer on the I2C bus.

Parameters

- base I2C peripheral base address
- handle pointer to i2c_master_dma_handle_t structure
- xfer pointer to transfer structure of i2c_master_transfer_t

Return values

- kStatus_Success Sucessully complete the data transmission.
- kStatus_I2C_Busy Previous transmission still not finished.
- kStatus_I2C_Timeout Transfer error, wait signal timeout.
- kStatus_I2C_ArbitrationLost Transfer error, arbitration lost.
- kStataus_I2C_Nak Transfer error, receive Nak during transfer.

Get master transfer status during a dma non-blocking transfer.

Parameters

- base I2C peripheral base address
- handle pointer to i2c_master_dma_handle_t structure
- count Number of bytes transferred so far by the non-blocking transaction.

void I2C_MasterTransferAbortDMA(I2C_Type *base, *i2c_master_dma_handle_t* *handle) Abort a master dma non-blocking transfer in a early time.

Parameters

- base I2C peripheral base address
- handle pointer to i2c_master_dma_handle_t structure

FSL_I2C_DMA_DRIVER_VERSION

I2C DMA driver version.

typedef struct _*i2c_master_dma_handle* i2c_master_dma_handle_t I2C master dma handle typedef.

typedef void (*i2c_master_dma_transfer_callback_t)(I2C_Type *base, *i2c_master_dma_handle_t* *handle, *status_t* status, void *userData)

I2C master dma transfer callback typedef.

typedef void (*flexcomm_i2c_dma_master_irq_handler_t)(I2C_Type *base, i2c_master_dma_handle_t *handle)

Typedef for master dma handler.

I2C_MAX_DMA_TRANSFER_COUNT Maximum lenght of single DMA transfer (determined by capability of the DMA engine)

struct _i2c_master_dma_handle

#include <fsl_i2c_dma.h> I2C master dma transfer structure.

Public Members

uint8_t state

Transfer state machine current state.

uint32_t transferCount

Indicates progress of the transfer

uint32_t remainingBytesDMA

Remaining byte count to be transferred using DMA.

uint8_t *buf

Buffer pointer for current state.

 $bool \ {\rm checkAddrNack}$

Whether to check the nack signal is detected during addressing.

dma_handle_t *dmaHandle

The DMA handler used.

i2c_master_transfer_t transfer

Copy of the current transfer info.

- *i2c_master_dma_transfer_callback_t* completionCallback Callback function called after dma transfer finished.
- void *userData

Callback parameter passed to callback function.

2.8 I2C Driver

- FSL_I2C_DRIVER_VERSION I2C driver version.
- FSL_I2C_DRIVER_VERSION I2C driver version.

I2C status return codes. *Values:* enumerator kStatus I2C Busy The master is already performing a transfer. enumerator kStatus I2C Idle The slave driver is idle. enumerator kStatus_I2C_Nak The slave device sent a NAK in response to a byte. enumerator kStatus I2C InvalidParameter Unable to proceed due to invalid parameter. enumerator kStatus I2C BitError Transferred bit was not seen on the bus. enumerator kStatus I2C ArbitrationLost Arbitration lost error. enumerator kStatus_I2C_NoTransferInProgress Attempt to abort a transfer when one is not in progress. enumerator kStatus_I2C_DmaRequestFail DMA request failed. enumerator kStatus_I2C_StartStopError Start and stop error. enumerator kStatus_I2C_UnexpectedState Unexpected state. enumerator kStatus_I2C_Addr_Nak NAK received during the address probe. enumerator kStatus I2C Timeout Timeout polling status flags. I2C status return codes. Values: enumerator kStatus I2C Busy The master is already performing a transfer. enumerator kStatus I2C Idle The slave driver is idle. enumerator kStatus I2C Nak The slave device sent a NAK in response to a byte. enumerator kStatus I2C InvalidParameter Unable to proceed due to invalid parameter. enumerator kStatus_I2C_BitError Transferred bit was not seen on the bus. enumerator kStatus_I2C_ArbitrationLost Arbitration lost error. enumerator kStatus I2C NoTransferInProgress Attempt to abort a transfer when one is not in progress. enumerator kStatus_I2C_DmaRequestFail DMA request failed. enumerator kStatus_I2C_StartStopError Start and stop error. enumerator kStatus_I2C_UnexpectedState Unexpected state. enumerator kStatus_I2C_Timeout Timeout when waiting for I2C master/slave pending status to set to continue transfer. enumerator kStatus_I2C_Addr_Nak NAK received for Address enumerator kStatus_I2C_EventTimeout Timeout waiting for bus event.

enumerator kStatus_I2C_SclLowTimeout Timeout SCL signal remains low.

 $enum_i2c_status_flags$

I2C status flags.

Note: These enums are meant to be OR'd together to form a bit mask.

Values:

enumerator kI2C_MasterPendingFlag The I2C module is waiting for software interaction. bit 0
enumerator kI2C_MasterArbitrationLostFlag The arbitration of the bus was lost. There was collision on the bus. bit 4
enumerator kI2C_MasterStartStopErrorFlag There was an error during start or stop phase of the transaction. bit 6
enumerator kI2C_MasterIdleFlag The I2C master idle status. bit 5
enumerator kI2C_MasterRxReadyFlag The I2C master rx ready status. bit 1
enumerator kI2C_MasterTxReadyFlag The I2C master tx ready status. bit 2
enumerator kI2C_MasterAddrNackFlag The I2C master address nack status. bit 7
enumerator kI2C_MasterDataNackFlag The I2C master data nack status. bit 3
enumerator kI2C_SlavePendingFlag The I2C module is waiting for software interaction. bit 8
enumerator kI2C_SlaveNotStretching Indicates whether the slave is currently stretching clock (0 = yes, 1 = no). bit 11
enumerator kI2C_SlaveSelected Indicates whether the slave is selected by an address match. bit 14

enumerator kI2C SaveDeselected Indicates that slave was previously deselected (deselect event took place, w1c). bit 15 enumerator kI2C_SlaveAddressedFlag One of the I2C slave's 4 addresses is matched. bit 22 enumerator kI2C_SlaveReceiveFlag Slave receive data available. bit 9 enumerator kI2C SlaveTransmitFlag Slave data can be transmitted. bit 10 enumerator kI2C SlaveAddress0MatchFlag Slave address0 match. bit 20 enumerator kI2C SlaveAddress1MatchFlag Slave address1 match. bit 12 enumerator kI2C_SlaveAddress2MatchFlag Slave address2 match. bit 13 enumerator kI2C SlaveAddress3MatchFlag Slave address3 match. bit 21 enumerator kI2C_MonitorReadyFlag The I2C monitor ready interrupt. bit 16 enumerator kI2C_MonitorOverflowFlag The monitor data overrun interrupt. bit 17 enumerator kI2C_MonitorActiveFlag The monitor is active. bit 18 enumerator kI2C MonitorIdleFlag The monitor idle interrupt. bit 19 enumerator kI2C EventTimeoutFlag The bus event timeout interrupt. bit 24 enumerator kI2C_SclTimeoutFlag The SCL timeout interrupt. bit 25 enumerator kI2C_MasterAllClearFlags enumerator kI2C_SlaveAllClearFlags enumerator kI2C_CommonAllClearFlags enum _i2c_interrupt_enable I2C interrupt enable. Note: These enums are meant to be OR'd together to form a bit mask.

Values:

enumerator kI2C_MasterPendingInterruptEnable The I2C master communication pending interrupt. enumerator kI2C_MasterArbitrationLostInterruptEnable The I2C master arbitration lost interrupt.

enumerator kI2C_MasterStartStopErrorInterruptEnable The I2C master start/stop timing error interrupt. enumerator kI2C_SlavePendingInterruptEnable The I2C slave communication pending interrupt. enumerator kI2C_SlaveNotStretchingInterruptEnable The I2C slave not streching interrupt, deep-sleep mode can be entered only when this interrupt occurs. enumerator kI2C_SlaveDeselectedInterruptEnable The I2C slave deselection interrupt. enumerator kI2C MonitorReadyInterruptEnable The I2C monitor ready interrupt. enumerator kI2C MonitorOverflowInterruptEnable The monitor data overrun interrupt. enumerator kI2C MonitorIdleInterruptEnable The monitor idle interrupt. enumerator kI2C_EventTimeoutInterruptEnable The bus event timeout interrupt. enumerator kI2C SclTimeoutInterruptEnable The SCL timeout interrupt. enumerator kI2C_MasterAllInterruptEnable enumerator kI2C_SlaveAllInterruptEnable enumerator kI2C_CommonAllInterruptEnable I2C RETRY TIMES Retry times for waiting flag. I2C STAT MSTCODE IDLE Master Idle State Code I2C STAT MSTCODE RXREADY Master Receive Ready State Code I2C STAT MSTCODE TXREADY Master Transmit Ready State Code I2C STAT MSTCODE NACKADR Master NACK by slave on address State Code I2C STAT MSTCODE NACKDAT Master NACK by slave on data State Code I2C_STAT_SLVST_ADDR I2C STAT SLVST RX I2C_STAT_SLVST_TX I2C RETRY TIMES

Retry times for waiting flag.

I2C_MASTER_TRANSMIT_IGNORE_LAST_NACK Whether to ignore the nack signal of the last byte during master transmit.

- I2C_STAT_MSTCODE_IDLE Master Idle State Code
- I2C_STAT_MSTCODE_RXREADY Master Receive Ready State Code
- I2C_STAT_MSTCODE_TXREADY Master Transmit Ready State Code
- I2C_STAT_MSTCODE_NACKADR Master NACK by slave on address State Code
- I2C_STAT_MSTCODE_NACKDAT Master NACK by slave on data State Code

 $I2C_STAT_SLVST_ADDR$

I2C_STAT_SLVST_RX

 $I2C_STAT_SLVST_TX$

2.9 I2C Master Driver

void I2C_MasterGetDefaultConfig(i2c_master_config_t *masterConfig)

Provides a default configuration for the I2C master peripheral.

This function provides the following default configuration for the I2C master peripheral:

masterConfig->enableMaster	= true;
$masterConfig->baudRate_Bps$	= 100000U;
masterConfig->enableTimeout	= false;

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with I2C_MasterInit().

Parameters

masterConfig – [out] User provided configuration structure for default values. Refer to i2c_master_config_t.

Initializes the I2C master peripheral.

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

Parameters

- base The I2C peripheral base address.
- masterConfig User provided peripheral configuration. Use I2C_MasterGetDefaultConfig() to get a set of defaults that you can override.
- srcClock_Hz Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

void I2C_MasterDeinit(I2C_Type *base)

Deinitializes the I2C master peripheral.

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

• base – The I2C peripheral base address.

uint32_t I2C_GetInstance(I2C_Type *base)

Returns an instance number given a base address.

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

Parameters

• base - The I2C peripheral base address.

Returns

I2C instance number starting from 0.

static inline void I2C_MasterReset(I2C_Type *base)

Performs a software reset.

Restores the I2C master peripheral to reset conditions.

Parameters

• base – The I2C peripheral base address.

static inline void I2C_MasterEnable(I2C_Type *base, bool enable)

Enables or disables the I2C module as master.

Parameters

- base The I2C peripheral base address.
- enable Pass true to enable or false to disable the specified I2C as master.

static inline uint32_t I2C_GetStatusFlags(I2C_Type *base)

Gets the I2C status flags.

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

See also:

_i2c_master_flags

See also:

_i2c_status_flags.

Parameters

- base The I2C peripheral base address.
- base The I2C peripheral base address.

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

static inline void I2C_MasterClearStatusFlags(I2C_Type *base, uint32_t statusMask)

Clears the I2C master status flag state.

The following status register flags can be cleared:

- kI2C_MasterArbitrationLostFlag
- kI2C_MasterStartStopErrorFlag

Attempts to clear other flags has no effect.

See also:

_i2c_master_flags.

Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of _i2c_master_flags enumerators OR'd together. You may pass the result of a previous call to I2C_GetStatusFlags().

static inline void I2C_EnableInterrupts(I2C_Type *base, uint32_t interruptMask)
Enables the I2C master interrupt requests.

Parameters

- base The I2C peripheral base address.
- interruptMask Bit mask of interrupts to enable. See _i2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

static inline void I2C_DisableInterrupts(I2C_Type *base, uint32_t interruptMask) Disables the I2C master interrupt requests.

Parameters

- base The I2C peripheral base address.
- interruptMask Bit mask of interrupts to disable. See _i2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

 $static\ inline\ uint32_t\ I2C_GetEnabledInterrupts(I2C_Type\ *base)$

Returns the set of currently enabled I2C master interrupt requests.

Parameters

• base – The I2C peripheral base address.

Returns

A bitmask composed of _i2c_master_flags enumerators OR'd together to indicate the set of enabled interrupts.

void I2C_MasterSetBaudRate(I2C_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz) Sets the I2C bus frequency for master transactions.

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

Parameters

- base The I2C peripheral base address.
- ${\rm srcClock_Hz}$ I2C functional clock frequency in Hertz.
- baudRate_Bps Requested bus frequency in bits per second.

 $static \ in line \ bool \ {\rm I2C_MasterGetBusIdleState}(I2C_Type \ *base)$

Returns whether the bus is idle.

Requires the master mode to be enabled.

Parameters

• base – The I2C peripheral base address.

Return values

- true Bus is busy.
- false Bus is idle.

status_t I2C_MasterStart(I2C_Type *base, uint8_t address, i2c_direction_t direction)

Sends a START on the I2C bus.

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

Return values

- kStatus_Success Successfully send the start signal.
- kStatus_I2C_Busy Current bus is busy.
- status_t I2C_MasterStop(I2C_Type *base)

Sends a STOP signal on the I2C bus.

Return values

- kStatus_Success Successfully send the stop signal.
- kStatus_I2C_Timeout Send stop signal failed, timeout.

static inline *status_t* I2C_MasterRepeatedStart(I2C_Type *base, uint8_t address, *i2c_direction_t* direction)

Sends a REPEATED START on the I2C bus.

Parameters

- base I2C peripheral base pointer
- address 7-bit slave device address.
- direction Master transfer directions(transmit/receive).

Return values

• kStatus_Success – Successfully send the start signal.
kStatus_I2C_Busy – Current bus is busy but not occupied by current I2C master.

status_t I2C_MasterWriteBlocking(I2C_Type *base, const void *txBuff, size_t txSize, uint32_t
flags)

Performs a polling send transfer on the I2C bus.

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns kStatus_I2C_Nak.

Parameters

- base The I2C peripheral base address.
- txBuff The pointer to the data to be transferred.
- txSize The length in bytes of the data to be transferred.
- flags Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

Return values

- kStatus_Success Data was sent successfully.
- kStatus_I2C_Busy Another master is currently utilizing the bus.
- kStatus_I2C_Nak The slave device sent a NAK in response to a byte.

status_t I2C_MasterReadBlocking(I2C_Type *base, void *rxBuff, size_t rxSize, uint32_t flags) Performs a polling receive transfer on the I2C bus.

Parameters

- base The I2C peripheral base address.
- rxBuff The pointer to the data to be transferred.
- rxSize The length in bytes of the data to be transferred.
- flags Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

Return values

- kStatus_Success Data was received successfully.
- kStatus_I2C_Busy Another master is currently utilizing the bus.
- kStatus_I2C_Nak The slave device sent a NAK in response to a byte.
- kStatus_I2C_ArbitrationLost Arbitration lost error.
- *status_t* I2C_MasterTransferBlocking(I2C_Type *base, *i2c_master_transfer_t* *xfer) Performs a master polling transfer on the I2C bus.

Note: The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Note: The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

- base I2C peripheral base address.
- xfer Pointer to the transfer structure.
- base I2C peripheral base address.
- xfer Pointer to the transfer structure.

Return values

- kStatus_Success Successfully complete the data transmission.
- kStatus_I2C_Busy Previous transmission still not finished.
- kStatus_I2C_Timeout Transfer error, wait signal timeout.
- kStatus_I2C_ArbitrationLost Transfer error, arbitration lost.
- kStataus_I2C_Nak Transfer error, receive NAK during transfer.
- kStatus_Success Successfully complete the data transmission.
- + $\rm kStatus_I2C_Busy$ Previous transmission still not finished.
- kStatus_I2C_Timeout Transfer error, wait signal timeout.
- $\bullet \ kStatus_I2C_ArbitrationLost-{\ } Transfer \ error, \ arbitration \ lost.$
- kStataus_I2C_Nak Transfer error, receive NAK during transfer.
- kStataus_I2C_Addr_Nak Transfer error, receive NAK during addressing.

void I2C_MasterTransferCreateHandle(I2C_Type *base, *i2c_master_handle_t* *handle, *i2c_master_transfer_callback_t* callback, void *userData)

Creates a new handle for the I2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the I2C_MasterTransferAbort() API shall be called.

Parameters

- base The I2C peripheral base address.
- handle **[out]** Pointer to the I2C master driver handle.
- callback User provided pointer to the asynchronous callback function.
- userData User provided pointer to the application callback data.

Performs a non-blocking transaction on the I2C bus.

Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.
- xfer The pointer to the transfer descriptor.

Return values

- kStatus_Success The transaction was started successfully.
- kStatus_I2C_Busy Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

Returns number of bytes transferred so far.

Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.
- count **[out]** Number of bytes transferred so far by the non-blocking transaction.

Return values

- kStatus_Success –
- kStatus_I2C_Busy -

status_t I2C_MasterTransferAbort(I2C_Type *base, i2c_master_handle_t *handle)

Terminates a non-blocking I2C master transmission early.

Note: It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

Note: It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.
- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.

Return values

- kStatus_Success A transaction was successfully aborted.
- kStatus_I2C_Timeout Abort failure due to flags polling timeout.
- kStatus_Success A transaction was successfully aborted.
- kStatus_I2C_Timeout Timeout during polling for flags.

void I2C_MasterTransferHandleIRQ(I2C_Type *base, void *i2cHandle)

Reusable routine to handle master interrupts.

Note: This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

- base The I2C peripheral base address.
- i2cHandle Pointer to the I2C master driver handle i2c_master_handle_t.

static inline void I2C_ClearStatusFlags(I2C_Type *base, uint32_t statusMask)

Clears the I2C status flag state.

Refer to kI2C_CommonAllClearStatusFlags, kI2C_MasterAllClearStatusFlags and kI2C_SlaveAllClearStatusFlags to see the clearable flags. Attempts to clear other flags has no effect.

See also:

_i2c_status_flags, _i2c_master_status_flags and _i2c_slave_status_flags.

Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of the members in kI2C_CommonAllClearStatusFlags, kI2C_MasterAllClearStatusFlags and kI2C_SlaveAllClearStatusFlags. You may pass the result of a previous call to I2C_GetStatusFlags().

void I2C_MasterSetTimeoutValue(I2C_Type *base, uint8_t timeout_Ms, uint32_t srcClock_Hz) Sets the I2C bus timeout value.

If the SCL signal remains low or bus does not have event longer than the timeout value, kI2C_SclTimeoutFlag or kI2C_EventTimeoutFlag is set. This can indicete the bus is held by slave or any fault occurs to the I2C module.

Parameters

- base The I2C peripheral base address.
- timeout_Ms Timeout value in millisecond.
- srcClock_Hz I2C functional clock frequency in Hertz.

void I2C_MasterTransferHandleIRQ(I2C_Type *base, *i2c_master_handle_t* *handle) Reusable routine to handle master interrupts.

Note: This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

- base The I2C peripheral base address.
- handle Pointer to the I2C master driver handle.

enum _i2c_master_flags

I2C master peripheral flags.

Note: These enums are meant to be OR'd together to form a bit mask.

Values:

enumerator kI2C_MasterPendingFlag

The I2C module is waiting for software interaction.

enumerator kI2C_MasterArbitrationLostFlag

The arbitration of the bus was lost. There was collision on the bus

 $enumerator \ kI2C_MasterStartStopErrorFlag$

There was an error during start or stop phase of the transaction.

 $enum_i2c_direction$

Direction of master and slave transfers.

Values:

enumerator kI2C_Write Master transmit.

enumerator kI2C_Read Master receive.

enum _i2c_master_transfer_flags Transfer option flags.

Note: These enumerations are intended to be OR'd together to form a bit mask of options for the _i2c_master_transfer::flags field.

Values:

enumerator kI2C_TransferDefaultFlag

Transfer starts with a start signal, stops with a stop signal.

enumerator kI2C_TransferNoStartFlag

Don't send a start condition, address, and sub address

 $enumerator \ kI2C_TransferRepeatedStartFlag$

Send a repeated start condition

 $enumerator \rm kI2C_TransferNoStopFlag$

Don't send a stop condition.

$enum_i2c_transfer_states$

States for the state machine used by transactional APIs.

Values:

enumerator kIdleState

enumerator kTransmitSubaddrState

 $enumerator \ {\rm kTransmitDataState}$

 $enumerator \ kReceiveDataBeginState$

 $enumerator \ \mathrm{kReceiveDataState}$

 $enumerator \ \mathrm{kReceiveLastDataState}$

 $enumerator \ \mathrm{kStartState}$

enumerator kStopState

 $enumerator \ {\rm kWaitForCompletionState}$

 $enum_i2c_direction$

Direction of master and slave transfers. *Values:*

 $\begin{array}{l} \textbf{enumerator $kI2C_Write$}\\ \textbf{Master transmit.} \end{array}$

enumerator kI2C_Read Master receive.

enum _i2c_master_transfer_flags Transfer option flags.

Note: These enumerations are intended to be OR'd together to form a bit mask of options for the _i2c_master_transfer::flags field.

Values:

enumerator kI2C_TransferDefaultFlag Transfer starts with a start signal, stops with a stop signal.

enumerator kI2C_TransferNoStartFlag Don't send a start condition, address, and sub address

 $enumerator \rm kI2C_TransferRepeatedStartFlag$

Send a repeated start condition

enumerator kI2C_TransferNoStopFlag Don't send a stop condition.

enum _i2c_transfer_states

States for the state machine used by transactional APIs.

Values:

enumerator kIdleState

enumerator kTransmitSubaddrState

enumerator kTransmitDataState

enumerator kReceiveDataBeginState

 $enumerator \ \mathrm{kReceiveDataState}$

enumerator kReceiveLastDataState

 $enumerator \ kStartState$

enumerator kStopState

enumerator kWaitForCompletionState

typedef enum_*i2c_direction* i2c_direction_t Direction of master and slave transfers.

typedef struct _*i2c_master_config* i2c_master_config_t

Structure with settings to initialize the I2C master module.

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the I2C_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef struct _i2c_master_transfer i2c_master_transfer_t

I2C master transfer typedef.

typedef struct _i2c_master_handle i2c_master_handle_t

I2C master handle typedef.

typedef void (*i2c_master_transfer_callback_t)(I2C_Type *base, *i2c_master_handle_t* *handle, *status_t* completionStatus, void *userData)

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to I2C_MasterTransferCreateHandle().

Param base

The I2C peripheral base address.

Param completionStatus

Either kStatus_Success or an error code describing how the transfer completed.

Param userData

Arbitrary pointer-sized value passed from the application.

typedef enum _*i2c_direction* i2c_direction_t

Direction of master and slave transfers.

typedef struct_i2c_master_config i2c_master_config_t

Structure with settings to initialize the I2C master module.

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the I2C_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef struct_i2c_master_transfer i2c_master_transfer_t

I2C master transfer typedef.

typedef struct _i2c_master_handle i2c_master_handle_t

I2C master handle typedef.

typedef void (*i2c_master_transfer_callback_t)(I2C_Type *base, *i2c_master_handle_t* *handle, *status_t* completionStatus, void *userData)

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to I2C_MasterTransferCreateHandle().

Param base

The I2C peripheral base address.

Param completionStatus

Either kStatus_Success or an error code describing how the transfer completed.

Param userData

Arbitrary pointer-sized value passed from the application.

```
struct\_i2c\_master\_config
```

#include <fsl_i2c.h> Structure with settings to initialize the I2C master module.

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the I2C_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Public Members

 $bool \ {\rm enableMaster}$

Whether to enable master mode.

 $uint32_t$ baudRate_Bps

Desired baud rate in bits per second.

bool enableTimeout Enable internal timeout function.

uint8_t timeout_Ms

Event timeout and SCL low timeout value.

$struct_i2c_master_transfer$

#include <fsl_i2c.h> Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the I2C_MasterTransferNonBlocking() API.

Public Members

uint32_t flags

Bit mask of options for the transfer. See enumeration _i2c_master_transfer_flags for available options. Set to 0 or kI2C_TransferDefaultFlag for normal transfers.

 $uint16_t\ {\rm slaveAddress}$

The 7-bit slave address.

 $i2c_direction_t$ direction

Either kI2C_Read or kI2C_Write.

uint32_t subaddress

Sub address. Transferred MSB first.

 $size_t \ {\rm subaddressSize}$

Length of sub address to send in bytes. Maximum size is 4 bytes.

void *data

Pointer to data to transfer.

 $size_t \; \mathrm{dataSize}$

Number of bytes to transfer.

 $uint8_t \ {\rm slaveAddress}$

The 7-bit slave address.

$struct_i2c_master_handle$

#include <fsl_i2c.h> Driver handle for master non-blocking APIs.

Note: The contents of this structure are private and subject to change.

Public Members

$uint8_t \; {\rm state}$

Transfer state machine current state.

uint32_t transferCount Indicates progress of the transfer uint32_t remainingBytes
 Remaining byte count in current state.
uint8_t *buf
 Buffer pointer for current state.
i2c_master_transfer_t transfer
 Copy of the current transfer info.
i2c_master_transfer_callback_t completionCallback
 Callback function pointer.
void *userData
 Application data passed to callback.
bool checkAddrNack
 Whether to check the nack signal is detected during addressing.

2.10 I2C Slave Driver

void I2C_SlaveGetDefaultConfig(i2c_slave_config_t *slaveConfig)

Provides a default configuration for the I2C slave peripheral.

This function provides the following default configuration for the I2C slave peripheral:

slaveConfig->enableSlave = true; slaveConfig->address0.disable = false; slaveConfig->address0.address = 0u; slaveConfig->address1.disable = true; slaveConfig->address2.disable = true; slaveConfig->address3.disable = true; slaveConfig->busSpeed = kI2C_SlaveStandardMode;

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with I2C_SlaveInit(). Be sure to override at least the *ad*-*dress0.address* member of the configuration structure with the desired slave address.

Parameters

• slaveConfig – **[out]** User provided configuration structure that is set to default values. Refer to i2c_slave_config_t.

Initializes the I2C slave peripheral.

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

Parameters

- base The I2C peripheral base address.
- slaveConfig User provided peripheral configuration. Use I2C_SlaveGetDefaultConfig() to get a set of defaults that you can override.
- srcClock_Hz Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock.

void I2C_SlaveSetAddress(I2C_Type *base, *i2c_slave_address_register_t* addressRegister, uint8_t address, bool addressDisable)

Configures Slave Address n register.

This function writes new value to Slave Address register.

Parameters

- base The I2C peripheral base address.
- addressRegister The module supports multiple address registers. The parameter determines which one shall be changed.
- address The slave address to be stored to the address register for matching.
- addressDisable Disable matching of the specified address register.

void I2C_SlaveDeinit(I2C_Type *base)

Deinitializes the I2C slave peripheral.

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

• base – The I2C peripheral base address.

static inline void I2C_SlaveEnable(I2C_Type *base, bool enable)

Enables or disables the I2C module as slave.

Parameters

- base The I2C peripheral base address.
- enable True to enable or flase to disable.

 $static\ inline\ void\ I2C_SlaveClearStatusFlags(I2C_Type\ *base,\ uint32_t\ statusMask)$

Clears the I2C status flag state.

The following status register flags can be cleared:

• slave deselected flag

Attempts to clear other flags has no effect.

See also:

_i2c_slave_flags.

Parameters

- base The I2C peripheral base address.
- statusMask A bitmask of status flags that are to be cleared. The mask is composed of _i2c_slave_flags enumerators OR'd together. You may pass the result of a previous call to I2C_SlaveGetStatusFlags().

 $\textit{status_t} \ \texttt{I2C_SlaveWriteBlocking}(\texttt{I2C_Type *base, const uint8_t *txBuff, size_t txSize})$

Performs a polling send transfer on the I2C bus.

The function executes blocking address phase and blocking data phase.

Parameters

- base The I2C peripheral base address.
- txBuff The pointer to the data to be transferred.

• txSize – The length in bytes of the data to be transferred.

Returns

kStatus_Success Data has been sent.

Returns

kStatus_Fail Unexpected slave state (master data write while master read from slave is expected).

status_t I2C_SlaveReadBlocking(I2C_Type *base, uint8_t *rxBuff, size_t rxSize)

Performs a polling receive transfer on the I2C bus.

The function executes blocking address phase and blocking data phase.

Parameters

- base The I2C peripheral base address.
- rxBuff The pointer to the data to be transferred.
- rxSize The length in bytes of the data to be transferred.

Returns

kStatus_Success Data has been received.

Returns

kStatus_Fail Unexpected slave state (master data read while master write to slave is expected).

void I2C_SlaveTransferCreateHandle(I2C_Type *base, *i2c_slave_handle_t* *handle, *i2c_slave_transfer_callback_t* callback, void *userData)

Creates a new handle for the I2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the I2C_SlaveTransferAbort() API shall be called.

Parameters

- base The I2C peripheral base address.
- handle **[out]** Pointer to the I2C slave driver handle.
- callback User provided pointer to the asynchronous callback function.
- userData User provided pointer to the application callback data.

Starts accepting slave transfers.

Call this API after calling I2C_SlaveInit() and I2C_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to I2C_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes kI2C_SlaveTransmitEvent callback. If no slave Rx transfer is busy, a master write to slave request invokes kI2C_SlaveReceiveEvent callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c_slave_transfer_event_t enumerators for the events you wish to receive. The kI2C_SlaveTransmitEvent and kI2C_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C_SlaveAllEvents constant is provided as a convenient way to enable all events.

Parameters

- base The I2C peripheral base address.
- ${\rm handle}$ Pointer to i2c_slave_handle_t structure which stores the transfer state.
- eventMask Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

- kStatus_Success Slave transfers were successfully started.
- $\rm kStatus_I2C_Busy$ Slave transfers have already been started on this handle.

status_t I2C_SlaveSetSendBuffer(I2C_Type *base, volatile i2c_slave_transfer_t *transfer, const void *txData, size_t txSize, uint32_t eventMask)

Starts accepting master read from slave requests.

The function can be called in response to kI2C_SlaveTransmitEvent callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c_slave_transfer_event_t enumerators for the events you wish to receive. The kI2C_SlaveTransmitEvent and kI2C_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the kI2C_SlaveAllEvents constant is provided as a convenient way to enable all events.

Parameters

- base The I2C peripheral base address.
- transfer Pointer to i2c_slave_transfer_t structure.
- txData Pointer to data to send to master.
- txSize Size of txData in bytes.
- eventMask Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

- kStatus_Success Slave transfers were successfully started.
- $\rm kStatus_I2C_Busy$ Slave transfers have already been started on this handle.

Starts accepting master write to slave requests.

The function can be called in response to kI2C_SlaveReceiveEvent callback to start a new slave Rx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of i2c_slave_transfer_event_t enumerators for the events you wish to receive. The kI2C_SlaveTransmitEvent and kI2C_SlaveReceiveEvent events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In

addition, the kI2C_SlaveAllEvents constant is provided as a convenient way to enable all events.

Parameters

- base The I2C peripheral base address.
- transfer Pointer to i2c_slave_transfer_t structure.
- rxData Pointer to data to store data from master.
- rxSize Size of rxData in bytes.
- eventMask Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

- kStatus_Success Slave transfers were successfully started.
- $\rm kStatus_I2C_Busy$ Slave transfers have already been started on this handle.

Returns the slave address sent by the I2C master.

This function should only be called from the address match event callback kI2C_SlaveAddressMatchEvent.

Parameters

- base The I2C peripheral base address.
- transfer The I2C slave transfer.

Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

void I2C_SlaveTransferAbort(I2C_Type *base, *i2c_slave_handle_t* *handle)

Aborts the slave non-blocking transfers.

Note: This API could be called at any time to stop slave for handling the bus events.

Parameters

- base The I2C peripheral base address.
- handle Pointer to i2c_slave_handle_t structure which stores the transfer state.

Return values

- kStatus_Success –
- kStatus_I2C_Idle –

status_t I2C_SlaveTransferGetCount(I2C_Type *base, *i2c_slave_handle_t* *handle, size_t *count) Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.

Parameters

- base I2C base pointer.
- handle pointer to i2c_slave_handle_t structure.

• count – Number of bytes transferred so far by the non-blocking transaction.

Return values

- kStatus_InvalidArgument count is Invalid.
- kStatus_Success Successfully return the count.

void I2C_SlaveTransferHandleIRQ(I2C_Type *base, void *i2cHandle)

Reusable routine to handle slave interrupts.

Note: This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

- base The I2C peripheral base address.
- $i2cHandle Pointer to i2c_slave_handle_t structure which stores the transfer state.$

void I2C_SlaveTransferHandleIRQ(I2C_Type *base, *i2c_slave_handle_t* *handle) Reusable routine to handle slave interrupts.

Note: This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

- base The I2C peripheral base address.
- ${\rm handle}$ Pointer to i2c_slave_handle_t structure which stores the transfer state.

enum _i2c_slave_flags

I2C slave peripheral flags.

Note: These enums are meant to be OR'd together to form a bit mask.

Values:

enumerator kI2C_SlavePendingFlag

The I2C module is waiting for software interaction.

$enumerator \ kI2C_SlaveNotStretching$

Indicates whether the slave is currently stretching clock (0 = yes, 1 = no).

$enumerator \ \mathrm{kI2C_SlaveSelected}$

Indicates whether the slave is selected by an address match.

$enumerator \ kI2C_SaveDeselected$

Indicates that slave was previously deselected (deselect event took place, w1c).

$enum_i2c_slave_address_register$

I2C slave address register.

Values:

enumerator kI2C_SlaveAddressRegister0 Slave Address 0 register.

enumerator kI2C_SlaveAddressRegister1 Slave Address 1 register.

enumerator kI2C_SlaveAddressRegister2 Slave Address 2 register.

enumerator kI2C_SlaveAddressRegister3 Slave Address 3 register.

$enum_i2c_slave_address_qual_mode$

I2C slave address match options.

```
Values:
```

enumerator $kI2C_QualModeMask$

The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

$enumerator {\rm kI2C_QualModeExtend}$

The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

enum _i2c_slave_bus_speed

I2C slave bus speed options.

Values:

enumerator kI2C_SlaveStandardMode

enumerator kI2C_SlaveFastMode

enumerator kI2C_SlaveFastModePlus

 $enumerator \ kI2C_SlaveHsMode$

$enum_i2c_slave_transfer_event$

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

Values:

 $enumerator \ kI2C_SlaveAddressMatchEvent$

Received the slave address after a start or repeated start.

 $enumerator \ kI2C_SlaveTransmitEvent$

Callback is requested to provide data to transmit (slave-transmitter role).

enumerator kI2C_SlaveReceiveEvent

Callback is requested to provide a buffer in which to place received data (slave-receiver role).

 $enumerator \ kI2C_SlaveCompletionEvent$

All data in the active transfer have been consumed.

$enumerator \ kI2C_SlaveDeselectedEvent$

The slave function has become deselected (SLVSEL flag changing from 1 to 0.

enumerator kI2C_SlaveAllEvents Bit mask of all available events.

$enum_i2c_slave_fsm$

I2C slave software finite state machine states.

Values:

enumerator kI2C_SlaveFsmAddressMatch

enumerator kI2C_SlaveFsmReceive

 $enumerator \ kI2C_SlaveFsmTransmit$

enum _i2c_slave_address_register I2C slave address register.

Values:

enumerator kI2C_SlaveAddressRegister0 Slave Address 0 register.

enumerator kI2C_SlaveAddressRegister1 Slave Address 1 register.

enumerator kI2C_SlaveAddressRegister2 Slave Address 2 register.

enumerator kI2C_SlaveAddressRegister3 Slave Address 3 register.

enum _i2c_slave_address_qual_mode I2C slave address match options.

Values:

enumerator kI2C_QualModeMask The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

enumerator kI2C_QualModeExtend

The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

$enum_i2c_slave_bus_speed$

I2C slave bus speed options.

Values:

enumerator kI2C_SlaveStandardMode

enumerator kI2C_SlaveFastMode

enumerator kI2C_SlaveFastModePlus

 $enumerator \ kI2C_SlaveHsMode$

 $enum_i2c_slave_transfer_event$

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.
Values:
enumerator kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.
enumerator kI2C_SlaveTransmitEvent Callback is requested to provide data to transmit (slave-transmitter role).
enumerator kI2C_SlaveReceiveEvent Callback is requested to provide a buffer in which to place received data (slave-receiver role).
enumerator kI2C_SlaveCompletionEvent All data in the active transfer have been consumed.
enumerator kI2C_SlaveDeselectedEvent The slave function has become deselected (SLVSEL flag changing from 1 to 0. enumerator kI2C_SlaveAllEvents Bit mask of all available events.
enum _i2c_slave_fsm I2C slave software finite state machine states.
Values:
enumerator kI2C_SlaveFsmAddressMatch
enumerator kI2C_SlaveFsmReceive
enumerator kI2C_SlaveFsmTransmit
typedef struct _ <i>i2c_slave_address</i> i2c_slave_address_t Data structure with 7-bit Slave address and Slave address disable.
typedef enum _ <i>i2c_slave_address_qual_mode</i> i2c_slave_address_qual_mode_t I2C slave address match options.
typedef enum _ <i>i2c_slave_bus_speed</i> i2c_slave_bus_speed_t I2C slave bus speed options.
typedef struct _ <i>i2c_slave_config</i> i2c_slave_config_t Structure with settings to initialize the I2C slave module.
This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the I2C_SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance.
The configuration structure can be made constant so it resides in flash.
typedef enum _ <i>i2c_slave_transfer_event</i> i2c_slave_transfer_event_t Set of events sent to the callback for non blocking slave transfers.
These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its <i>transfer</i> parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

typedef struct _*i2c_slave_handle* i2c_slave_handle_t I2C slave handle typedef.

typedef struct _*i2c_slave_transfer* i2c_slave_transfer_t

I2C slave transfer structure.

typedef void (*i2c_slave_transfer_callback_t)(I2C_Type *base, volatile *i2c_slave_transfer_t* *transfer, void *userData)

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C_SlaveSetCallback() function after you have created a handle.

Param base

Base address for the I2C instance on which the event occurred.

Param transfer

Pointer to transfer descriptor containing values passed to and/or from the callback.

Param userData

Arbitrary pointer-sized value passed from the application.

typedef enum _i2c_slave_fsm i2c_slave_fsm_t

I2C slave software finite state machine states.

typedef void (*i2c_isr_t)(I2C_Type *base, void *i2cHandle)

Typedef for interrupt handler.

- typedef enum _*i2c_slave_address_register* i2c_slave_address_register_t I2C slave address register.
- typedef struct_*i2c_slave_address* i2c_slave_address_t Data structure with 7-bit Slave address and Slave address disable.
- typedef enum_*i2c_slave_address_qual_mode* i2c_slave_address_qual_mode_t I2C slave address match options.
- typedef enum_*i2c_slave_bus_speed* i2c_slave_bus_speed_t I2C slave bus speed options.

typedef struct_*i2c_slave_config* i2c_slave_config_t

Structure with settings to initialize the I2C slave module.

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the I2C_SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef enum_i2c_slave_transfer_event i2c_slave_transfer_event_t

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to I2C_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note: These enumerations are meant to be OR'd together to form a bit mask of events.

typedef struct_i2c_slave_handle i2c_slave_handle_t

I2C slave handle typedef.

 $typedef \ struct_i2c_slave_transfer \ i2c_slave_transfer_t$

I2C slave transfer structure.

typedef void (*i2c_slave_transfer_callback_t)(I2C_Type *base, volatile *i2c_slave_transfer_t* *transfer, void *userData)

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C_SlaveSetCallback() function after you have created a handle.

Param base

Base address for the I2C instance on which the event occurred.

Param transfer

Pointer to transfer descriptor containing values passed to and/or from the callback.

Param userData

Arbitrary pointer-sized value passed from the application.

typedef enum _*i2c_slave_fsm* i2c_slave_fsm_t

I2C slave software finite state machine states.

typedef void (*flexcomm_i2c_master_irq_handler_t)(I2C_Type *base, *i2c_master_handle_t* *handle)

Typedef for master interrupt handler.

typedef void (*flexcomm_i2c_slave_irq_handler_t)(I2C_Type *base, *i2c_slave_handle_t* *handle) Typedef for slave interrupt handler.

struct _i2c_slave_address

#include <fsl_i2c.h> Data structure with 7-bit Slave address and Slave address disable.

Public Members

 $uint8_t \; {\rm address}$

7-bit Slave address SLVADR.

 $bool \, {\rm addressDisable}$

Slave address disable SADISABLE.

$struct_i2c_slave_config$

#include <fsl_i2c.h> Structure with settings to initialize the I2C slave module.

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the I2C_SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Public Members

i2c_slave_address_t address0

Slave's 7-bit address and disable.

i2c_slave_address_t address1

Alternate slave 7-bit address and disable.

i2c_slave_address_t address2

Alternate slave 7-bit address and disable.

i2c_slave_address_t address3

Alternate slave 7-bit address and disable.

i2c_slave_address_qual_mode_t qualMode Qualify mode for slave address 0.

uint8 t qualAddress

Slave address qualifier for address 0.

i2c_slave_bus_speed_t busSpeed

Slave bus speed mode. If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The busSpeed value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the busSpeed mode is unknown at compile time, use the longest data setup time kI2C_SlaveStandardMode (250 ns)

bool enableSlave

Enable slave mode.

 $struct_i2c_slave_transfer$

#include <fsl_i2c.h> I2C slave transfer structure.

Public Members

i2c_slave_handle_t *handle

Pointer to handle that contains this transfer.

i2c_slave_transfer_event_t event

Reason the callback is being invoked.

 $uint8_t\ {\rm received} {\rm Address}$

Matching address send by master. 7-bits plus R/nW bit0

$uint32_t \; {\rm eventMask}$

Mask of enabled events.

uint8_t *rxData

Transfer buffer for receive data

const uint8_t *txData

Transfer buffer for transmit data

 $size_t \ \mathrm{txSize}$

Transfer size

 $size_t \ \mathrm{rxSize}$

Transfer size

$size_t \ {\rm transferredCount}$

Number of bytes transferred during this transfer.

$status_t$ completionStatus

Success or error code describing how the transfer completed. Only applies for kI2C_SlaveCompletionEvent.

 $struct_i2c_slave_handle$

#include <fsl_i2c.h> I2C slave handle structure.

Note: The contents of this structure are private and subject to change.

Public Members

volatile i2c_slave_transfer_t transfer I2C slave transfer. volatile bool isBusy Whether transfer is busy. volatile i2c_slave_fsm_t slaveFsm slave transfer state machine. i2c_slave_transfer_callback_t callback Callback function called at transfer event.

void *userData Callback parameter passed to callback.

2.11 IAP: In Application Programming Driver

status_t IAP_ReadPartID(uint32_t *partID)

Read part identification number.

This function is used to read the part identification number.

Parameters

- partID – Address to store the part identification number.

Return values

 $\rm kStatus_IAP_Success$ – Api has been executed successfully.

status_t IAP_ReadBootCodeVersion(uint32_t *bootCodeVersion)

Read boot code version number.

This function is used to read the boot code version number.

note Boot code version is two 32-bit words. Word 0 is the major version, word 1 is the minor version.

Parameters

• bootCodeVersion – Address to store the boot code version.

Return values

kStatus_IAP_Success – Api has been executed successfully.

void IAP_ReinvokeISP(uint8_t ispType, uint32_t *status)

Reinvoke ISP.

This function is used to invoke the boot loader in ISP mode. It maps boot vectors and configures the peripherals for ISP. note The error response will be returned when IAP is disabled or an invalid ISP type selection appears. The call won't return unless an error occurs, so there can be no status code.

Parameters

- ispType ISP type selection.
- status store the possible status.

Return values

 ${\rm kStatus_IAP_ReinvokeISPConfig-reinvoke\ configuration\ error.}$

 $\textit{status_t} \text{ IAP_ReadUniqueID}(\textit{uint32_t} * \textit{uniqueID})$

Read unique identification.

This function is used to read the unique id.

Parameters

• uniqueID – store the uniqueID.

Return values

 $\rm kStatus_IAP_Success$ – Api has been executed successfully.

status_t IAP_PrepareSectorForWrite(uint32_t startSector, uint32_t endSector)

Prepare sector for write operation.

This function prepares sector(s) for write/erase operation. This function must be called before calling the IAP_CopyRamToFlash() or IAP_EraseSector() or IAP_ErasePage() function. The end sector number must be greater than or equal to the start sector number.

Parameters

- startSector Start sector number.
- endSector End sector number.

Return values

- kStatus_IAP_Success Api has been executed successfully.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_InvalidSector Sector number is invalid or end sector number is greater than start sector number.
- kStatus_IAP_Busy Flash programming hardware interface is busy.

Copy RAM to flash.

This function programs the flash memory. Corresponding sectors must be prepared via IAP_PrepareSectorForWrite before calling this function.

Parameters

- dstAddr Destination flash address where data bytes are to be written, the address should be multiples of FSL_FEATURE_SYSCON_FLASH_PAGE_SIZE_BYTES boundary.
- ${\rm srcAddr}$ Source ram address from where data bytes are to be read.
- numOfBytes Number of bytes to be written, it should be multiples of FSL_FEATURE_SYSCON_FLASH_PAGE_SIZE_BYTES, and ranges from FSL_FEATURE_SYSCON_FLASH_PAGE_SIZE_BYTES to FSL_FEATURE_SYSCON_FLASH_SECTOR_SIZE_BYTES.

• systemCoreClock – SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

Return values

- kStatus_IAP_Success Api has been executed successfully.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_SrcAddrError Source address is not on word boundary.
- kStatus_IAP_DstAddrError Destination address is not on a correct boundary.
- kStatus_IAP_SrcAddrNotMapped Source address is not mapped in the memory map.
- $\rm kStatus_IAP_DstAddrNotMapped$ Destination address is not mapped in the memory map.
- kStatus_IAP_CountError Byte count is not multiple of 4 or is not a permitted value.
- ${\rm kStatus_IAP_NotPrepared}$ Command to prepare sector for write operation has not been executed.
- kStatus_IAP_Busy Flash programming hardware interface is busy.

status_t IAP_EraseSector(uint32_t startSector, uint32_t endSector, uint32_t systemCoreClock)
Erase sector.

This function erases sector(s). The end sector number must be greater than or equal to the start sector number.

Parameters

- startSector Start sector number.
- endSector End sector number.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

Return values

- kStatus_IAP_Success Api has been executed successfully.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_InvalidSector Sector number is invalid or end sector number is greater than start sector number.
- kStatus_IAP_NotPrepared Command to prepare sector for write operation has not been executed.
- kStatus_IAP_Busy Flash programming hardware interface is busy.

status_t IAP_ErasePage(uint32_t startPage, uint32_t endPage, uint32_t systemCoreClock) Erase page.

This function erases page(s). The end page number must be greater than or equal to the start page number.

Parameters

• startPage – Start page number.

- endPage End page number.
- systemCoreClock SystemCoreClock in Hz. It is converted to KHz before calling the rom IAP function. When the flash controller has a fixed reference clock, this parameter is bypassed.

Return values

- kStatus_IAP_Success Api has been executed successfully.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_InvalidSector Page number is invalid or end page number is greater than start page number.
- kStatus_IAP_NotPrepared Command to prepare sector for write operation has not been executed.
- kStatus_IAP_Busy Flash programming hardware interface is busy.

status_t IAP_BlankCheckSector(uint32_t startSector, uint32_t endSector)

Blank check sector(s)

Blank check single or multiples sectors of flash memory. The end sector number must be greater than or equal to the start sector number. It can be used to verify the sector erasure after IAP_EraseSector call.

Parameters

- startSector Start sector number.
- $\bullet \ {\rm endSector}-End\ sector\ number.$

Return values

- kStatus_IAP_Success One or more sectors are in erased state.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_SectorNotblank One or more sectors are not blank.
- status_t IAP_Compare(uint32_t dstAddr, uint32_t *srcAddr, uint32_t numOfBytes)

Compare memory contents of flash with ram.

This function compares the contents of flash and ram. It can be used to verify the flash memory contents after IAP_CopyRamToFlash call.

Parameters

- ${\rm dstAddr}$ Destination flash address.
- srcAddr Source ram address.
- numOfBytes Number of bytes to be compared.

Return values

- kStatus_IAP_Success Contents of flash and ram match.
- kStatus_IAP_NoPower Flash memory block is powered down.
- kStatus_IAP_NoClock Flash memory block or controller is not clocked.
- kStatus_IAP_AddrError Address is not on word boundary.
- kStatus_IAP_AddrNotMapped Address is not mapped in the memory map.

- kStatus_IAP_CountError Byte count is not multiple of 4 or is not a permitted value.
- kStatus_IAP_CompareError Destination and source memory contents do not match.

FSL_IAP_DRIVER_VERSION

iap status codes.
Values:
enumerator kStatus_IAP_Success Api is executed successfully
enumerator kStatus_IAP_InvalidCommand Invalid command
enumerator kStatus_IAP_SrcAddrError Source address is not on word boundary
enumerator kStatus_IAP_DstAddrError Destination address is not on a correct boundary
enumerator kStatus_IAP_SrcAddrNotMapped Source address is not mapped in the memory map
enumerator kStatus_IAP_DstAddrNotMapped Destination address is not mapped in the memory map
enumerator kStatus_IAP_CountError Byte count is not multiple of 4 or is not a permitted value
enumerator kStatus_IAP_InvalidSector Sector/page number is invalid or end sector/page number is greater than start sec- tor/page number
enumerator kStatus_IAP_SectorNotblank One or more sectors are not blank
enumerator kStatus_IAP_NotPrepared Command to prepare sector for write operation has not been executed
enumerator kStatus_IAP_CompareError Destination and source memory contents do not match
enumerator kStatus_IAP_Busy Flash programming hardware interface is busy
enumerator kStatus_IAP_ParamError Insufficient number of parameters or invalid parameter
enumerator kStatus_IAP_AddrError Address is not on word boundary
enumerator kStatus_IAP_AddrNotMapped Address is not mapped in the memory map
enumerator kStatus_IAP_NoPower Flash memory block is powered down
enumerator kStatus_IAP_NoClock Flash memory block or controller is not clocked

enumerator kStatus_IAP_ReinvokeISPConfig Reinvoke configuration error enum __iap__commands iap command codes. Values: enumerator kIapCmd_IAP_ReadFactorySettings Read the factory settings enumerator kIapCmd_IAP_PrepareSectorforWrite Prepare Sector for write enumerator kIapCmd_IAP_CopyRamToFlash Copy RAM to flash enumerator kIapCmd_IAP_EraseSector **Erase Sector** enumerator kIapCmd_IAP_BlankCheckSector Blank check sector enumerator kIapCmd IAP ReadPartId Read part id enumerator kIapCmd_IAP_Read_BootromVersion Read bootrom version enumerator kIapCmd_IAP_Compare Compare enumerator kIapCmd_IAP_ReinvokeISP **Reinvoke ISP** $enumerator \, \mathrm{kIapCmd_IAP_ReadUid}$ Read Uid enumerator kIapCmd_IAP_ErasePage **Erase Page** $enumerator {\it kIapCmd_IAP_ReadSignature}$ **Read Signature** enumerator kIapCmd_IAP_ExtendedReadSignature **Extended Read Signature** enumerator kIapCmd_IAP_ReadEEPROMPage Read EEPROM page enumerator kIapCmd_IAP_WriteEEPROMPage Write EEPROM page enum _flash_access_time Flash memory access time. Values: enumerator kFlash_IAP_OneSystemClockTime enumerator kFlash IAP TwoSystemClockTime 1 system clock flash access time enumerator kFlash_IAP_ThreeSystemClockTime 2 system clock flash access time

2.12 INPUTMUX: Input Multiplexing Driver

enum _inputmux_connection_t INPUTMUX connections type. Values: enumerator kINPUTMUX_AdcASeqaIrqToDma DMA ITRIG INMUX. enumerator kINPUTMUX AdcBSegbIrgToDma enumerator kINPUTMUX SctDma0ToDma enumerator kINPUTMUX SctDma1ToDma enumerator kINPUTMUX_AcmpOToDma enumerator kINPUTMUX PinInt0ToDma enumerator kINPUTMUX_PinInt1ToDma enumerator kINPUTMUX_DmaTriggerMux0ToDma enumerator kINPUTMUX_DmaTriggerMux1ToDma DMA INMUX. enumerator kINPUTMUX DmaChannel0TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel1TrigoutToTriginChannels enumerator kINPUTMUX DmaChannel2TrigoutToTriginChannels enumerator kINPUTMUX DmaChannel3TrigoutToTriginChannels enumerator kINPUTMUX DmaChannel4TrigoutToTriginChannels enumerator kINPUTMUX DmaChannel5TrigoutToTriginChannels enumerator kINPUTMUX DmaChannel6TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel7TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel8TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel9TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel10TrigoutToTriginChannels

enumerator kINPUTMUX_DmaChannel10TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel11TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel12TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel13TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel14TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel15TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel15TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel16TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel16TrigoutToTriginChannels enumerator kINPUTMUX_DmaChannel16TrigoutToTriginChannels enumerator kINPUTMUX_SctPin0ToSct0

enumerator kINPUTMUX_SctPin1ToSct0

enumerator kINPUTMUX_SctPin2ToSct0

 $enumerator {\rm kINPUTMUX_SctPin3ToSct0}$

enumerator kINPUTMUX_AdcThcmpIrqToSct0

 $enumerator \ kINPUTMUX_AcmpOToSct0$

enumerator kINPUTMUX_ArmTxevToSct0

 $enumerator {\rm kINPUTMUX_DebugHaltedToSct0}$

typedef enum_*inputmux_connection_t* inputmux_connection_t INPUTMUX connections type.

DMA_ITRIG_INMUX_ID Periphinmux IDs.

DMA_OTRIG_PMUX_ID

SCT0_INMUX_ID

PMUX_SHIFT

FSL_INPUTMUX_DRIVER_VERSION

Group interrupt driver version for SDK.

void INPUTMUX_Init(void *base)

Initialize INPUTMUX peripheral.

This function enables the INPUTMUX clock.

Parameters

• base – Base address of the INPUTMUX peripheral.

Return values

None. –

void INPUTMUX_AttachSignal(void *base, uint32_t index, *inputmux_connection_t* connection) Attaches a signal.

This function attaches multiplexed signals from INPUTMUX to target signals. For example, to attach GPIO PORTO Pin 5 to PINT peripheral, do the following:

INPUTMUX_AttachSignal(INPUTMUX, 2, kINPUTMUX_GpioPort0Pin5ToPintsel);

In this example, INTMUX has 8 registers for PINT, PINT_SEL0~PINT_SEL7. With parameter index specified as 2, this function configures register PINT_SEL2.

Parameters

- base Base address of the INPUTMUX peripheral.
- index The serial number of destination register in the group of INPUT-MUX registers with same name.
- connection Applies signal from source signals collection to target signal.

Return values

None. –

 $void \; \mathrm{INPUTMUX_Deinit}(void \; * base)$

Deinitialize INPUTMUX peripheral.

This function disables the INPUTMUX clock.

Parameters

• base – Base address of the INPUTMUX peripheral.

Return values

None. –

2.13 Common Driver

FSL COMMON DRIVER VERSION common driver version. DEBUG CONSOLE_DEVICE_TYPE_NONE No debug console. DEBUG CONSOLE DEVICE TYPE UART Debug console based on UART. DEBUG CONSOLE DEVICE TYPE LPUART Debug console based on LPUART. DEBUG CONSOLE DEVICE TYPE LPSCI Debug console based on LPSCI. DEBUG CONSOLE DEVICE TYPE USBCDC Debug console based on USBCDC. DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM Debug console based on FLEXCOMM. DEBUG CONSOLE DEVICE TYPE IUART Debug console based on i.MX UART. DEBUG CONSOLE DEVICE TYPE VUSART Debug console based on LPC_VUSART. DEBUG CONSOLE DEVICE TYPE MINI USART Debug console based on LPC_USART. DEBUG CONSOLE DEVICE TYPE SWO Debug console based on SWO. DEBUG CONSOLE DEVICE TYPE QSCI Debug console based on QSCI. MIN(a, b) Computes the minimum of *a* and *b*. MAX(a, b) Computes the maximum of *a* and *b*. UINT16 MAX Max value of uint16_t type. UINT32 MAX Max value of uint32_t type.

SDK_ATOMIC_LOCAL_ADD(addr, val)
Add value <i>val</i> from the variable at address <i>address</i> .
SDK_ATOMIC_LOCAL_SUB(addr, val) Subtract value <i>val</i> to the variable at address <i>address</i> .
SDK_ATOMIC_LOCAL_SET(addr, bits)
Set the bits specifiled by <i>bits</i> to the variable at address <i>address</i> .
SDK ATOMIC LOCAL CLEAR(addr, bits)
Clear the bits specifiled by <i>bits</i> to the variable at address <i>address</i> .
SDK_ATOMIC_LOCAL_TOGGLE(addr, bits)
Toggle the bits specifiled by <i>bits</i> to the variable at address <i>address</i> .
SDK_ATOMIC_LOCAL_CLEAR_AND_SET(addr, clearBits, setBits)
For the variable at address <i>address</i> , clear the bits specifiled by <i>clearBits</i> and set the bits specifiled by <i>setBits</i> .
SDK_ATOMIC_LOCAL_COMPARE_AND_SET(addr, expected, newValue)
For the variable at address <i>address</i> , check whether the value equal to <i>expected</i> . If value same as <i>expected</i> then update <i>newValue</i> to address and return true , else return false .
SDK_ATOMIC_LOCAL_TEST_AND_SET(addr, newValue)
For the variable at address <i>address</i> , set as <i>newValue</i> value and return old value.
USEC_TO_COUNT(us, clockFreqInHz)
Macro to convert a microsecond period to raw count value
COUNT_TO_USEC(count, clockFreqInHz)
Macro to convert a raw count value to microsecond
MSEC_TO_COUNT(ms, clockFreqInHz)
Macro to convert a millisecond period to raw count value
COUNT_TO_MSEC(count, clockFreqInHz)
Macro to convert a raw count value to millisecond
SDK_ISR_EXIT_BARRIER
SDK_SIZEALIGN(var, alignbytes)
Macro to define a variable with L1 d-cache line size alignment
Macro to define a variable with L2 cache line size alignment
Macro to change a value to a given size aligned value
AT_NONCACHEABLE_SECTION(var)
Define a variable <i>var</i> , and place it in non-cacheable section.
AT_NONCACHEABLE_SECTION_ALIGN(var, alignbytes)
Define a variable <i>var</i> , and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> .
AT_NONCACHEABLE_SECTION_INIT(var)
Define a variable var with initial value, and place it in non-cacheable section.
AT_NONCACHEABLE_SECTION_ALIGN_INIT(var, alignbytes)
Define a variable <i>var</i> with initial value, and place it in non-cacheable section, the start address of the variable is aligned to <i>alignbytes</i> .

enum __status_groups Status group numbers. Values: enumerator kStatusGroup Generic Group number for generic status codes. enumerator kStatusGroup FLASH Group number for FLASH status codes. enumerator kStatusGroup_LPSPI Group number for LPSPI status codes. enumerator kStatusGroup FLEXIO SPI Group number for FLEXIO SPI status codes. enumerator kStatusGroup DSPI Group number for DSPI status codes. enumerator kStatusGroup FLEXIO UART Group number for FLEXIO UART status codes. enumerator kStatusGroup_FLEXIO_I2C Group number for FLEXIO I2C status codes. enumerator kStatusGroup LPI2C Group number for LPI2C status codes. enumerator kStatusGroup UART Group number for UART status codes. enumerator kStatusGroup I2C Group number for UART status codes. enumerator kStatusGroup LPSCI Group number for LPSCI status codes. enumerator kStatusGroup LPUART Group number for LPUART status codes. enumerator kStatusGroup SPI Group number for SPI status code. enumerator kStatusGroup_XRDC Group number for XRDC status code. enumerator kStatusGroup SEMA42 Group number for SEMA42 status code. enumerator kStatusGroup SDHC Group number for SDHC status code enumerator kStatusGroup_SDMMC Group number for SDMMC status code enumerator kStatusGroup SAI Group number for SAI status code enumerator kStatusGroup MCG Group number for MCG status codes.

enumerator kStatusGroup SCG Group number for SCG status codes. enumerator kStatusGroup_SDSPI Group number for SDSPI status codes. enumerator kStatusGroup_FLEXIO_I2S Group number for FLEXIO I2S status codes enumerator kStatusGroup_FLEXIO_MCULCD Group number for FLEXIO LCD status codes enumerator kStatusGroup FLASHIAP Group number for FLASHIAP status codes enumerator kStatusGroup FLEXCOMM I2C Group number for FLEXCOMM I2C status codes enumerator kStatusGroup_I2S Group number for I2S status codes enumerator kStatusGroup IUART Group number for IUART status codes enumerator kStatusGroup_CSI Group number for CSI status codes enumerator kStatusGroup_MIPI_DSI Group number for MIPI DSI status codes enumerator kStatusGroup_SDRAMC Group number for SDRAMC status codes. enumerator kStatusGroup POWER Group number for POWER status codes. enumerator kStatusGroup ENET Group number for ENET status codes. enumerator kStatusGroup_PHY Group number for PHY status codes. enumerator kStatusGroup TRGMUX Group number for TRGMUX status codes. enumerator kStatusGroup_SMARTCARD Group number for SMARTCARD status codes. enumerator kStatusGroup_LMEM Group number for LMEM status codes. enumerator kStatusGroup_QSPI Group number for QSPI status codes. enumerator kStatusGroup DMA Group number for DMA status codes. enumerator kStatusGroup_EDMA Group number for EDMA status codes. enumerator kStatusGroup_DMAMGR Group number for DMAMGR status codes.

enumerator kStatusGroup FLEXCAN Group number for FlexCAN status codes. enumerator kStatusGroup_LTC Group number for LTC status codes. enumerator kStatusGroup_FLEXIO_CAMERA Group number for FLEXIO CAMERA status codes. enumerator kStatusGroup LPC SPI Group number for LPC SPI status codes. enumerator kStatusGroup LPC USART Group number for LPC_USART status codes. enumerator kStatusGroup DMIC Group number for DMIC status codes. enumerator kStatusGroup_SDIF Group number for SDIF status codes. enumerator kStatusGroup SPIFI Group number for SPIFI status codes. enumerator kStatusGroup_OTP Group number for OTP status codes. enumerator kStatusGroup_MCAN Group number for MCAN status codes. enumerator kStatusGroup_CAAM Group number for CAAM status codes. enumerator kStatusGroup ECSPI Group number for ECSPI status codes. enumerator kStatusGroup USDHC Group number for USDHC status codes. enumerator kStatusGroup_LPC_I2C Group number for LPC_I2C status codes. enumerator kStatusGroup DCP Group number for DCP status codes. enumerator kStatusGroup_MSCAN Group number for MSCAN status codes. enumerator kStatusGroup_ESAI Group number for ESAI status codes. enumerator kStatusGroup_FLEXSPI Group number for FLEXSPI status codes. enumerator kStatusGroup MMDC Group number for MMDC status codes. enumerator kStatusGroup_PDM Group number for MIC status codes. enumerator kStatusGroup_SDMA Group number for SDMA status codes.

enumerator kStatusGroup ICS Group number for ICS status codes. enumerator kStatusGroup_SPDIF Group number for SPDIF status codes. enumerator kStatusGroup_LPC_MINISPI Group number for LPC MINISPI status codes. enumerator kStatusGroup HASHCRYPT Group number for Hashcrypt status codes enumerator kStatusGroup LPC SPI SSP Group number for LPC_SPI_SSP status codes. enumerator kStatusGroup I3C Group number for I3C status codes enumerator kStatusGroup_LPC_I2C_1 Group number for LPC_I2C_1 status codes. enumerator kStatusGroup NOTIFIER Group number for NOTIFIER status codes. enumerator kStatusGroup_DebugConsole Group number for debug console status codes. enumerator kStatusGroup_SEMC Group number for SEMC status codes. enumerator kStatusGroup_ApplicationRangeStart Starting number for application groups. enumerator kStatusGroup IAP Group number for IAP status codes enumerator kStatusGroup SFA Group number for SFA status codes enumerator kStatusGroup_SPC Group number for SPC status codes. enumerator kStatusGroup PUF Group number for PUF status codes. enumerator kStatusGroup_TOUCH_PANEL Group number for touch panel status codes enumerator kStatusGroup_VBAT Group number for VBAT status codes enumerator kStatusGroup_XSPI Group number for XSPI status codes enumerator kStatusGroup PNGDEC Group number for PNGDEC status codes enumerator kStatusGroup_JPEGDEC Group number for JPEGDEC status codes enumerator kStatusGroup_HAL_GPIO Group number for HAL GPIO status codes.

enumerator kStatusGroup HAL UART Group number for HAL UART status codes. enumerator kStatusGroup_HAL_TIMER Group number for HAL TIMER status codes. enumerator kStatusGroup_HAL_SPI Group number for HAL SPI status codes. enumerator kStatusGroup HAL I2C Group number for HAL I2C status codes. enumerator kStatusGroup HAL FLASH Group number for HAL FLASH status codes. enumerator kStatusGroup HAL PWM Group number for HAL PWM status codes. enumerator kStatusGroup_HAL_RNG Group number for HAL RNG status codes. enumerator kStatusGroup HAL I2S Group number for HAL I2S status codes. enumerator kStatusGroup_HAL_ADC_SENSOR Group number for HAL ADC SENSOR status codes. enumerator kStatusGroup_TIMERMANAGER Group number for TiMER MANAGER status codes. enumerator kStatusGroup SERIALMANAGER Group number for SERIAL MANAGER status codes. enumerator kStatusGroup LED Group number for LED status codes. enumerator kStatusGroup BUTTON Group number for BUTTON status codes. enumerator kStatusGroup_EXTERN_EEPROM Group number for EXTERN EEPROM status codes. enumerator kStatusGroup SHELL Group number for SHELL status codes. enumerator kStatusGroup_MEM_MANAGER Group number for MEM MANAGER status codes. enumerator kStatusGroup_LIST Group number for List status codes. enumerator kStatusGroup_OSA Group number for OSA status codes. enumerator kStatusGroup COMMON TASK Group number for Common task status codes. enumerator kStatusGroup MSG Group number for messaging status codes. enumerator kStatusGroup_SDK_OCOTP Group number for OCOTP status codes.

enumerator kStatusGroup_SDK_FLEXSPINOR Group number for FLEXSPINOR status codes. enumerator kStatusGroup_CODEC Group number for codec status codes. enumerator kStatusGroup_ASRC Group number for codec status ASRC. enumerator kStatusGroup OTFAD Group number for codec status codes. enumerator kStatusGroup SDIOSLV Group number for SDIOSLV status codes. enumerator kStatusGroup MECC Group number for MECC status codes. enumerator kStatusGroup_ENET_QOS Group number for ENET_QOS status codes. enumerator kStatusGroup LOG Group number for LOG status codes. enumerator kStatusGroup_I3CBUS Group number for I3CBUS status codes. enumerator kStatusGroup_QSCI Group number for QSCI status codes. enumerator kStatusGroup_ELEMU Group number for ELEMU status codes. enumerator kStatusGroup QUEUEDSPI Group number for QSPI status codes. enumerator kStatusGroup POWER MANAGER Group number for POWER_MANAGER status codes. enumerator kStatusGroup_IPED Group number for IPED status codes. enumerator kStatusGroup ELS PKC Group number for ELS PKC status codes. enumerator kStatusGroup_CSS_PKC Group number for CSS PKC status codes. enumerator kStatusGroup_HOSTIF Group number for HOSTIF status codes. enumerator kStatusGroup_CLIF Group number for CLIF status codes. enumerator kStatusGroup BMA Group number for BMA status codes. enumerator kStatusGroup_NETC Group number for NETC status codes. enumerator kStatusGroup_ELE Group number for ELE status codes.
enumerator kStatusGroup GLIKEY Group number for GLIKEY status codes. enumerator kStatusGroup_AON_POWER Group number for AON_POWER status codes. enumerator kStatusGroup_AON_COMMON Group number for AON COMMON status codes. enumerator kStatusGroup ENDAT3 Group number for ENDAT3 status codes. enumerator kStatusGroup HIPERFACE Group number for HIPERFACE status codes. enumerator kStatusGroup NPX Group number for NPX status codes. enumerator kStatusGroup_ELA_CSEC Group number for ELA_CSEC status codes. enumerator kStatusGroup FLEXIO T FORMAT Group number for T-format status codes. enumerator kStatusGroup_FLEXIO_A_FORMAT Group number for A-format status codes. Generic status return codes. Values: enumerator kStatus Success Generic status for Success. enumerator kStatus Fail Generic status for Fail. enumerator kStatus ReadOnly Generic status for read only failure. enumerator kStatus OutOfRange Generic status for out of range access. enumerator kStatus_InvalidArgument Generic status for invalid argument check. enumerator kStatus Timeout Generic status for timeout. enumerator kStatus NoTransferInProgress Generic status for no transfer in progress. enumerator kStatus_Busy Generic status for module is busy. enumerator kStatus NoData Generic status for no data is found for the operation. typedef int32_t status t Type used for all status and error return values.

void *SDK_Malloc(size_t size, size_t alignbytes)

Allocate memory with given alignment and aligned size.

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

- size The length required to malloc.
- alignbytes The alignment size.

Return values

 $\operatorname{The}-allocated$ memory.

 $void \; \mathrm{SDK_Free}(void \; ^* ptr)$

Free memory.

Parameters

• ptr – The memory to be release.

void SDK_DelayAtLeastUs(uint32_t delayTime_us, uint32_t coreClock_Hz)

Delay at least for some time. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

Parameters

- delayTime_us Delay time in unit of microsecond.
- coreClock_Hz Core clock frequency with Hz.

static inline status_t EnableIRQ(IRQn_Type interrupt)

Enable specific interrupt.

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

• interrupt – The IRQ number.

Return values

- kStatus_Success Interrupt enabled successfully
- kStatus_Fail Failed to enable the interrupt

static inline status_t DisableIRQ(IRQn_Type interrupt)

Disable specific interrupt.

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

• interrupt – The IRQ number.

Return values

- kStatus_Success Interrupt disabled successfully
- kStatus_Fail Failed to disable the interrupt

static inline status_t EnableIRQWithPriority(IRQn_Type interrupt, uint8_t priNum)

Enable the IRQ, and also set the interrupt priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

- interrupt The IRQ to Enable.
- priNum Priority number set to interrupt controller register.

Return values

- kStatus_Success Interrupt priority set successfully
- kStatus_Fail Failed to set the interrupt priority.

static inline status_t IRQ_SetPriority(IRQn_Type interrupt, uint8_t priNum)

Set the IRQ priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

- interrupt The IRQ to set.
- priNum Priority number set to interrupt controller register.

Return values

- kStatus_Success Interrupt priority set successfully
- kStatus_Fail Failed to set the interrupt priority.

static inline status_t IRQ_ClearPendingIRQ(IRQn_Type interrupt)

Clear the pending IRQ flag.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

• interrupt – The flag which IRQ to clear.

Return values

- kStatus_Success Interrupt priority set successfully
- kStatus_Fail Failed to set the interrupt priority.

static inline uint32_t DisableGlobalIRQ(void)

Disable the global IRQ.

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the EnableGlobalIRQ().

Returns

Current primask value.

 $static\ inline\ void\ {\rm EnableGlobalIRQ}(uint 32_t\ primask)$

Enable the global IRQ.

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the EnableGlobalIRQ() and DisableGlobalIRQ() in pair.

Parameters

• primask – value of primask register to be restored. The primask value is supposed to be provided by the DisableGlobalIRQ().

void EnableDeepSleepIRQ(IRQn_Type interrupt)

Enable specific interrupt for wake-up from deep-sleep mode.

Enable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note: This function also enables the interrupt in the NVIC (EnableIRQ() is called internaly).

Parameters

• interrupt – The IRQ number.

void DisableDeepSleepIRQ(IRQn_Type interrupt)

Disable specific interrupt for wake-up from deep-sleep mode.

Disable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note: This function also disables the interrupt in the NVIC (DisableIRQ() is called internaly).

Parameters

• interrupt – The IRQ number.

 $static \ inline \ uint 32_t _ {\rm SDK}_ {\rm AtomicTestAndSet}(uint 32_t \ * addr, \ uint 32_t \ new Value)$

FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ

Macro to use the default weak IRQ handler in drivers.

 $\mathrm{MAKE_STATUS}(group, \, code)$

Construct a status code value from a group and code number.

MAKE_VERSION(major, minor, bugfix)

Construct the version number for drivers.

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

$\mathrm{ARRAY}_\mathrm{SIZE}(x)$

Computes the number of elements in an array.

$\mathrm{UINT64}_\mathrm{H}(X)$

Macro to get upper 32 bits of a 64-bit value

 $UINT64_L(X)$

Macro to get lower 32 bits of a 64-bit value

SUPPRESS_FALL_THROUGH_WARNING()

For switch case code block, if case section ends without "break;" statement, there wil be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc. To suppress this warning, "SUPPRESS_FALL_THROUGH_WARNING();" need to be added at the end of each case section which misses "break;" statement.

$MSDK_REG_SECURE_ADDR(x)$

Convert the register address to the one used in secure mode.

```
MSDK\_REG\_NONSECURE\_ADDR(x)
```

Convert the register address to the one used in non-secure mode.

```
MSDK_INVALID_IRQ_HANDLER
```

Invalid IRQ handler address.

2.14 LPC_ACOMP: Analog comparator Driver

Parameters

- base ACOMP peripheral base address.
- config Pointer to "acomp_config_t" structure.

void ACOMP_Deinit(ACOMP_Type *base)

De-initialize the ACOMP module.

Parameters

• base – ACOMP peripheral base address.

void ACOMP_GetDefaultConfig(acomp_config_t *config)

Gets an available pre-defined settings for the ACOMP's configuration.

This function initializes the converter configuration structure with available settings. The default values are:

```
config->enableSyncToBusClk = false;
```

```
config-> hysteresisSelection = kACOMP\_hysteresisNoneSelection;
```

In default configuration, the ACOMP's output would be used directly and switch as the voltages cross.

Parameters

• config – Pointer to the configuration structure.

void ACOMP_EnableInterrupts(ACOMP_Type *base, acomp_interrupt_enable_t enable)
Enable ACOMP interrupts.

Parameters

- base ACOMP peripheral base address.
- enable Enable/Disable interrupt feature.

static inline bool ACOMP_GetInterruptsStatusFlags(ACOMP_Type *base) Get interrupts status flags.

Parameters

• base – ACOMP peripheral base address.

Returns

Reflect the state ACOMP edge-detect status, true or false.

 $static\ inline\ void\ {\rm ACOMP_ClearInterruptsStatusFlags}(ACOMP_Type\ *base)$

Clear the ACOMP interrupts status flags.

Parameters

• base – ACOMP peripheral base address.

static inline bool ACOMP_GetOutputStatusFlags(ACOMP_Type *base)

Get ACOMP output status flags.

Parameters

• base – ACOMP peripheral base address.

Returns

Reflect the state of the comparator output, true or false.

Set the ACOMP postive and negative input channel.

Parameters

- base ACOMP peripheral base address.
- postiveInputChannel The index of postive input channel.
- negativeInputChannel The index of negative input channel.

void ACOMP_SetLadderConfig(ACOMP_Type *base, const acomp_ladder_config_t *config)
 Set the voltage ladder configuration.

Parameters

- base ACOMP peripheral base address.
- config The structure for voltage ladder. If the config is NULL, voltage ladder would be diasbled, otherwise the voltage ladder would be configured and enabled.

 $FSL_ACOMP_DRIVER_VERSION$

```
ACOMP driver version 2.1.0.
```

 $enum_acomp_ladder_reference_voltage$

The ACOMP ladder reference voltage.

Values:

enumerator kACOMP_LadderRefVoltagePinVDD Supply from pin VDD. enumerator kACOMP_LadderRefVoltagePinVDDCMP Supply from pin VDDCMP. enum __acomp__interrupt__enable The ACOMP interrupts enable. Values: enumerator kACOMP_InterruptsFallingEdgeEnable Enable the falling edge interrupts. enumerator kACOMP_InterruptsRisingEdgeEnable Enable the rising edge interrupts. enumerator kACOMP InterruptsBothEdgesEnable Enable the both edges interrupts. enumerator kACOMP InterruptsDisable Disable the interrupts. enum _acomp_hysteresis_selection The ACOMP hysteresis selection. Values: enumerator kACOMP_HysteresisNoneSelection None (the output will switch as the voltages cross). enumerator kACOMP_Hysteresis5MVSelection 5mV. enumerator kACOMP Hysteresis10MVSelection 10mV. enumerator kACOMP Hysteresis20MVSelection 20mV. typedef enum _acomp_ladder_reference_voltage acomp_ladder_reference_voltage t The ACOMP ladder reference voltage. typedef enum_acomp_interrupt_enable acomp_interrupt_enable_t The ACOMP interrupts enable. typedef enum acomp hysteresis selection acomp hysteresis selection t The ACOMP hysteresis selection. typedef struct *acomp config* acomp config t The structure for ACOMP basic configuration. typedef struct _acomp_ladder_config acomp_ladder_config_t The structure for ACOMP voltage ladder. struct acomp config *#include <fsl_acomp.h>* The structure for ACOMP basic configuration.

Public Members

 $bool {\rm enableSyncToBusClk}$

If true, Comparator output is synchronized to the bus clock for output to other modules. If false, Comparator output is used directly.

acomp_hysteresis_selection_t hysteresisSelection Controls the hysteresis of the comparator.

 $struct_acomp_ladder_config$

#include <fsl_acomp.h> The structure for ACOMP voltage ladder.

Public Members

uint8_t ladderValue

Voltage ladder value. 00000 = Vss, 00001 = 1*Vref/31, ..., 11111 = Vref.

acomp_ladder_reference_voltage_t referenceVoltage

Selects the reference voltage(Vref) for the voltage ladder.

2.15 ADC: 12-bit SAR Analog-to-Digital Converter Driver

void ADC_Init(ADC_Type *base, const adc_config_t *config)
Initialize the ADC module.

Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc_config_t.
- void ADC_Deinit(ADC_Type *base)

Deinitialize the ADC module.

Parameters

• base – ADC peripheral base address.

void ADC_GetDefaultConfig(adc_config_t *config)

Gets an available pre-defined settings for initial configuration.

This function initializes the initial configuration structure with an available settings. The default values are:

```
config->clockMode = kADC_ClockSynchronousMode;
config->clockDividerNumber = 0U;
config->resolution = kADC_Resolution12bit;
config->enableBypassCalibration = false;
config->sampleTimeNumber = 0U;
config->extendSampleTimeNumber = kADC_ExtendSampleTimeNotUsed;
```

Parameters

• config – Pointer to configuration structure.

bool ADC_DoSelfCalibration(ADC_Type *base) Do the hardware self-calibration.

Deprecated:

Do not use this function. It has been superceded by ADC_DoOffsetCalibration.

To calibrate the ADC, set the ADC clock to 500 kHz. In order to achieve the specified ADC accuracy, the A/D converter must be recalibrated, at a minimum, following every chip reset before initiating normal ADC operation.

Parameters

• base – ADC peripheral base address.

Return values

- true Calibration succeed.
- false Calibration failed.

bool ADC_DoOffsetCalibration(ADC_Type *base, uint32_t frequency)

Do the hardware offset-calibration.

To calibrate the ADC, set the ADC clock to no more then 30 MHz. In order to achieve the specified ADC accuracy, the A/D converter must be recalibrated, at a minimum, following every chip reset before initiating normal ADC operation.

Parameters

- base ADC peripheral base address.
- frequency The clock frequency that ADC operates at.

Return values

- true Calibration succeed.
- ${\rm false}$ Calibration failed.

static inline void ADC_EnableConvSeqA(ADC_Type *base, bool enable)

Enable the conversion sequence A.

In order to avoid spuriously triggering the sequence, the trigger to conversion sequence should be ready before the sequence is ready. when the sequence is disabled, the trigger would be ignored. Also, it is suggested to disable the sequence during changing the sequence's setting.

Parameters

- base ADC peripheral base address.
- enable Switcher to enable the feature or not.

void ADC_SetConvSeqAConfig(ADC_Type *base, const adc_conv_seq_config_t *config)

Configure the conversion sequence A.

Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc_conv_seq_config_t.

static inline void ADC_DoSoftwareTriggerConvSeqA(ADC_Type *base)

Do trigger the sequence's conversion by software.

Parameters

• base – ADC peripheral base address.

static inline void ADC_EnableConvSeqABurstMode(ADC_Type *base, bool enable)

Enable the burst conversion of sequence A.

Enable the burst mode would cause the conversion sequence to be cntinuously cycled through. Other triggers would be ignored while this mode is enabled. Repeated conversions could be halted by disabling this mode. And the sequence currently in process will be completed before conversions are terminated. Note that a new sequence could begin just before the burst mode is disabled.

Parameters

- base ADC peripheral base address.
- enable Switcher to enable this feature.

static inline void ADC_SetConvSeqAHighPriority(ADC_Type *base)

Set the high priority for conversion sequence A.

Parameters

• base – ADC peripheral bass address.

static inline void ADC_EnableConvSeqB(ADC_Type *base, bool enable)

Enable the conversion sequence B.

In order to avoid spuriously triggering the sequence, the trigger to conversion sequence should be ready before the sequence is ready. when the sequence is disabled, the trigger would be ignored. Also, it is suggested to disable the sequence during changing the sequence's setting.

Parameters

- base ADC peripheral base address.
- enable Switcher to enable the feature or not.

void ADC_SetConvSeqBConfig(ADC_Type *base, const adc_conv_seq_config_t *config)

Configure the conversion sequence B.

Parameters

- base ADC peripheral base address.
- config Pointer to configuration structure, see to adc_conv_seq_config_t.

static inline void ADC_DoSoftwareTriggerConvSeqB(ADC_Type *base)

Do trigger the sequence's conversion by software.

Parameters

• base – ADC peripheral base address.

static inline void ADC_EnableConvSeqBBurstMode(ADC_Type *base, bool enable)

Enable the burst conversion of sequence B.

Enable the burst mode would cause the conversion sequence to be continuously cycled through. Other triggers would be ignored while this mode is enabled. Repeated conversions could be halted by disabling this mode. And the sequence currently in process will be completed before conversions are terminated. Note that a new sequence could begin just before the burst mode is disabled.

Parameters

- base ADC peripheral base address.
- enable Switcher to enable this feature.

static inline void ADC_SetConvSeqBHighPriority(ADC_Type *base)

Set the high priority for conversion sequence B.

Parameters

• base – ADC peripheral bass address.

bool ADC_GetConvSeqAGlobalConversionResult(ADC_Type *base, *adc_result_info_t* *info) Get the global ADC conversion infomation of sequence A.

Parameters

- base ADC peripheral base address.
- info Pointer to information structure, see to adc_result_info_t;

Return values

- true The conversion result is ready.
- false The conversion result is not ready yet.

bool ADC_GetConvSeqBGlobalConversionResult(ADC_Type *base, *adc_result_info_t* *info) Get the global ADC conversion infomation of sequence B.

Parameters

- base ADC peripheral base address.
- info Pointer to information structure, see to adc_result_info_t;

Return values

- true The conversion result is ready.
- false The conversion result is not ready yet.

Get the channel's ADC conversion completed under each conversion sequence.

Parameters

- base ADC peripheral base address.
- channel The indicated channel number.
- info Pointer to information structure, see to adc_result_info_t;

Return values

- true The conversion result is ready.
- false The conversion result is not ready yet.

static inline void ADC_SetThresholdPair0(ADC_Type *base, uint32_t lowValue, uint32_t highValue)

Set the threshhold pair 0 with low and high value.

Parameters

- base ADC peripheral base address.
- lowValue LOW threshold value.
- highValue HIGH threshold value.

static inline void ADC_SetThresholdPair1(ADC_Type *base, uint32_t lowValue, uint32_t highValue)

Set the threshhold pair 1 with low and high value.

Parameters

- base ADC peripheral base address.
- lowValue LOW threshold value. The available value is with 12-bit.
- highValue HIGH threshold value. The available value is with 12-bit.

static inline void ADC_SetChannelWithThresholdPair0(ADC_Type *base, uint32_t channelMask) Set given channels to apply the threshold pare 0.

Parameters

- base ADC peripheral base address.
- channelMask Indicated channels' mask.

static inline void ADC_SetChannelWithThresholdPair1(ADC_Type *base, uint32_t channelMask) Set given channels to apply the threshold pare 1.

Parameters

- base ADC peripheral base address.
- ${\rm channelMask}$ Indicated channels' mask.

static inline void ADC_EnableInterrupts(ADC_Type *base, uint32_t mask)

Enable interrupts for conversion sequences.

Parameters

- base ADC peripheral base address.
- ${\rm mask}$ Mask of interrupt mask value for global block except each channal, see to _adc_interrupt_enable.

 $static \ inline \ void \ {\rm ADC_DisableInterrupts} (ADC_Type \ *base, \ uint 32_t \ mask)$

Disable interrupts for conversion sequence.

Parameters

- base ADC peripheral base address.
- mask Mask of interrupt mask value for global block except each channel, see to _adc_interrupt_enable.

Enable the interrupt of threshold compare event for each channel.

Parameters

- base ADC peripheral base address.
- ${\rm channel}-{\rm Channel}$ number.
- $\bullet \ {\rm mode} \ -$ Interrupt mode for threshold compare event, see to adc_threshold_interrupt_mode_t.

 $static \ inline \ uint32_t \ {\rm ADC_GetStatusFlags}(ADC_Type \ *base)$

Get status flags of ADC module.

Parameters

• base – ADC peripheral base address.

Returns

Mask of status flags of module, see to _adc_status_flags.

static inline void ADC_ClearStatusFlags(ADC_Type *base, uint32_t mask) Clear status flags of ADC module.

Parameters

- base ADC peripheral base address.
- mask Mask of status flags of module, see to _adc_status_flags.

FSL_ADC_DRIVER_VERSION ADC driver version 2.6.0.

enum __adc__status__flags

Flags.

Values:

enumerator kADC_ThresholdCompareFlagOnChn0 Threshold comparison event on Channel 0.

enumerator kADC_ThresholdCompareFlagOnChn1 Threshold comparison event on Channel 1.

enumerator kADC_ThresholdCompareFlagOnChn2 Threshold comparison event on Channel 2.

enumerator kADC_ThresholdCompareFlagOnChn3 Threshold comparison event on Channel 3.

enumerator kADC_ThresholdCompareFlagOnChn4 Threshold comparison event on Channel 4.

enumerator kADC_ThresholdCompareFlagOnChn5 Threshold comparison event on Channel 5.

enumerator kADC_ThresholdCompareFlagOnChn6 Threshold comparison event on Channel 6.

enumerator kADC_ThresholdCompareFlagOnChn7 Threshold comparison event on Channel 7.

enumerator kADC_ThresholdCompareFlagOnChn8 Threshold comparison event on Channel 8.

enumerator kADC_ThresholdCompareFlagOnChn9 Threshold comparison event on Channel 9.

enumerator kADC_ThresholdCompareFlagOnChn10 Threshold comparison event on Channel 10.

enumerator kADC_ThresholdCompareFlagOnChn11 Threshold comparison event on Channel 11.

enumerator kADC_OverrunFlagForChn0

Mirror the OVERRUN status flag from the result register for ADC channel 0. enumerator kADC OverrunFlagForChn1

Mirror the OVERRUN status flag from the result register for ADC channel 1.

enumerator kADC_OverrunFlagForChn2

Mirror the OVERRUN status flag from the result register for ADC channel 2.

enumerator kADC_OverrunFlagForChn3

Mirror the OVERRUN status flag from the result register for ADC channel 3.

enumerator kADC_OverrunFlagForChn4	
Mirror the OVERRUN status flag from the result register for ADC channel 4.	
enumerator kADC_OverrunFlagForChn5	
Mirror the OVERRUN status flag from the result register for ADC channel 5.	
enumerator kADC_OverrunFlagForChn6	
Mirror the OVERRUN status flag from the result register for ADC channel 6.	
enumerator kADC_OverrunFlagForChn7	
Mirror the OVERRUN status flag from the result register for ADC channel 7.	
enumerator kADC_OverrunFlagForChn8	
Mirror the OVERRUN status flag from the result register for ADC channel 8.	
enumerator kADC_OverrunFlagForChn9	
Mirror the OVERRUN status flag from the result register for ADC channel 9.	
enumerator kADC_OverrunFlagForChn10	
Mirror the OVERRUN status flag from the result register for ADC channel 10.	
enumerator kADC_OverrunFlagForChn11	
Mirror the OVERRUN status flag from the result register for ADC channel 11.	
enumerator kADC_GlobalOverrunFlagForSeqA	
Mirror the glabal OVERRUN status flag for conversion sequence A.	
enumerator kADC_GlobalOverrunFlagForSeqB	
Mirror the global OVERRUN status flag for conversion sequence B.	
enumerator kADC_ConvSeqAInterruptFlag	
Sequence A interrupt/DMA trigger.	
$enumerator \rm kADC_ConvSeqBInterruptFlag$	
Sequence B interrupt/DMA trigger.	
$enumerator \rm \ kADC_ThresholdCompareInterruptFlag$	
Threshold comparision interrupt flag.	
enumerator kADC_OverrunInterruptFlag	
Overrun interrupt flag.	
enum_adc_interrupt_enable	
Interrupts.	
Notes Not all the interment actions are listed by a	
Note: Not all the interrupt options are listed here	

Values:

 $enumerator \ \mathrm{kADC_ConvSeqAInterruptEnable}$

Enable interrupt upon completion of each individual conversion in sequence A, or entire sequence.

 $enumerator \ \mathrm{kADC_ConvSeqBInterruptEnable}$

Enable interrupt upon completion of each individual conversion in sequence B, or entire sequence.

 $enumerator \ \mathrm{kADC_OverrunInterruptEnable}$

Enable the detection of an overrun condition on any of the channel data registers will cause an overrun interrupt/DMA trigger.

enum _adc_clock_mode Define selection of clock mode.
Values:
enumerator kADC_ClockSynchronousMode The ADC clock would be derived from the system clock based on "clockDividerNum ber".
enumerator kADC_ClockAsynchronousMode The ADC clock would be based on the SYSCON block's divider.
enum _adc_resolution Define selection of resolution.
Values:
enumerator kADC_Resolution6bit 6-bit resolution.
enumerator kADC_Resolution8bit 8-bit resolution.
enumerator kADC_Resolution10bit 10-bit resolution.
enumerator kADC_Resolution12bit 12-bit resolution.
enum _adc_voltage_range Definfe range of the analog supply voltage VDDA.
Values:
enumerator kADC_HighVoltageRange
enumerator kADC_LowVoltageRange
enum _adc_trigger_polarity
Define selection of polarity of selected input trigger for conversion sequence.
Values:
enumerator kADC_TriggerPolarityNegativeEdge A negative edge launches the conversion sequence on the trigger(s).
enumerator kADC_TriggerPolarityPositiveEdge A positive edge launches the conversion sequence on the trigger(s).
enum _adc_priority Define selection of conversion sequence's priority.
Values:
enumerator kADC_PriorityLow This sequence would be preempted when another sequence is started.
enumerator kADC_PriorityHigh This sequence would preempt other sequence even when it is started.
enum _adc_seq_interrupt_mode Define selection of conversion sequence's interrupt.
Values:

enumerator kADC_InterruptForEachConversion
The sequence interrupt/DMA trigger will be set at the end of each individual ADC con- version inside this conversion sequence.
enumerator kADC_InterruptForEachSequence
The sequence interrupt/DMA trigger will be set when the entire set of this sequence conversions completes.
enum _adc_threshold_compare_status
Define status of threshold compare result.
Values:
enumerator kADC_ThresholdCompareInRange LOW threshold <= conversion value <= HIGH threshold.
enumerator kADC_ThresholdCompareBelowRange conversion value < LOW threshold.
enumerator kADC_ThresholdCompareAboveRange conversion value > HIGH threshold.
enum _adc_threshold_crossing_status
Define status of threshold crossing detection result.
Values:
enumerator kADC_ThresholdCrossingNoDetected
No threshold Crossing detected.
enumerator kADC_ThresholdCrossingDownward
Downward Threshold Crossing detected.
enumerator kADC_ThresholdCrossingUpward
Upward Threshold Crossing Detected.
$enum_adc_threshold_interrupt_mode$
Define interrupt mode for threshold compare event.
Values:
enumerator kADC_ThresholdInterruptDisabled
Threshold comparison interrupt is disabled.
enumerator kADC_ThresholdInterruptOnOutside
Threshold comparison interrupt is enabled on outside threshold.
enumerator kADC_ThresholdInterruptOnCrossing Threshold comparison interrupt is enabled on crossing threshold.
enum _adc_inforesultshift
Define the info result mode of different resolution.
Values:
enumerator kADC_Resolution12bitInfoResultShift
Info result shift of Resolution12bit.
enumerator kADC_Resolution10bitInfoResultShift
Info result shift of Resolution10bit.
$enumerator \rm kADC_Resolution8 bitInfoResultShift$
Info result shift of Resolution8bit.

(enumerator kADC_Resolution6bitInfoResultShift Info result shift of Resolution6bit.
	adctempsensorcommonmode Define common modes for Temerature sensor.
,	Values:
(enumerator kADC_HighNegativeOffsetAdded Temperature sensor common mode: high negative offset added.
(enumerator kADC_IntermediateNegativeOffsetAdded Temperature sensor common mode: intermediate negative offset added.
(enumerator kADC_NoOffsetAdded Temperature sensor common mode: no offset added.
(enumerator kADC_LowPositiveOffsetAdded Temperature sensor common mode: low positive offset added.
	adc_second_control Define source impedance modes for GPADC control.
1	Values:
(enumerator kADC_Impedance621Ohm Extand ADC sampling time according to source impedance 1: 0.621 kOhm.
(enumerator kADC_Impedance55kOhm Extand ADC sampling time according to source impedance 20 (default): 55 kOhm.
(enumerator kADC_Impedance87kOhm
	Extand ADC sampling time according to source impedance 31: 87 kOhm.
(enumerator kADC_NormalFunctionalMode TEST mode: Normal functional mode.
(enumerator kADC_MultiplexeTestMode TEST mode: Multiplexer test mode.
(enumerator kADC_ADCInUnityGainMode TEST mode: ADC in unity gain mode.
	ef enum _ <i>adc_clock_mode</i> adc_clock_mode_t Define selection of clock mode.
	ef enum _ <i>adc_resolution</i> adc_resolution_t Define selection of resolution.
	ef enum _ <i>adc_voltage_range</i> adc_vdda_range_t Definfe range of the analog supply voltage VDDA.
	ef enum _ <i>adc_trigger_polarity</i> adc_trigger_polarity_t Define selection of polarity of selected input trigger for conversion sequence.
	ef enum _ <i>adc_priority</i> adc_priority_t Define selection of conversion sequence's priority.
	ef enum _ <i>adc_seq_interrupt_mode</i> adc_seq_interrupt_mode_t Define selection of conversion sequence's interrupt.
	ef enum _ <i>adc_threshold_compare_status</i> adc_threshold_compare_status_t Define status of threshold compare result.

typedef enum _*adc_threshold_crossing_status* adc_threshold_crossing_status_t Define status of threshold crossing detection result.

typedef enum _*adc_threshold_interrupt_mode* adc_threshold_interrupt_mode_t Define interrupt mode for threshold compare event.

typedef enum _*adc_inforesultshift* adc_inforesult_t Define the info result mode of different resolution.

typedef enum_*adc_tempsensor_common_mode* adc_tempsensor_common_mode_t Define common modes for Temerature sensor.

typedef enum_*adc_second_control* adc_second_control_t Define source impedance modes for GPADC control.

typedef struct _*adc_config* adc_config_t Define structure for configuring the block.

typedef struct _*adc_conv_seq_config* adc_conv_seq_config_t Define structure for configuring conversion sequence.

typedef struct _*adc_result_info* adc_result_info_t Define structure of keeping conversion result information.

struct _adc_config

#include <fsl_adc.h> Define structure for configuring the block.

Public Members

adc_clock_mode_t clockMode

Select the clock mode for ADC converter.

$uint32_t \ {\rm clockDividerNumber}$

This field is only available when using kADC_ClockSynchronousMode for "clockMode" field. The divider would be plused by 1 based on the value in this field. The available range is in 8 bits.

adc_resolution_t resolution

Select the conversion bits.

$bool {\rm enableBypassCalibration}$

By default, a calibration cycle must be performed each time the chip is powered-up. Re-calibration may be warranted periodically - especially if operating conditions have changed. To enable this option would avoid the need to calibrate if offset error is not a concern in the application.

$uint 32_t \ {\rm sampleTimeNumber}$

By default, with value as "0U", the sample period would be 2.5 ADC clocks. Then, to plus the "sampleTimeNumber" value here. The available value range is in 3 bits.

 $bool \, {\rm enableLowPowerMode}$

If disable low-power mode, ADC remains activated even when no conversions are requested. If enable low-power mode, The ADC is automatically powered-down when no conversions are taking place.

adc_vdda_range_t voltageRange

Configure the ADC for the appropriate operating range of the analog supply voltage VDDA. Failure to set the area correctly causes the ADC to return incorrect conversion results.

struct _adc_conv_seq_config

#include <fsl_adc.h> Define structure for configuring conversion sequence.

Public Members

$uint32_t \ {\rm channelMask}$

Selects which one or more of the ADC channels will be sampled and converted when this sequence is launched. The masked channels would be involved in current conversion sequence, beginning with the lowest-order. The available range is in 12-bit.

 $uint32_t~{\rm triggerMask}$

Selects which one or more of the available hardware trigger sources will cause this conversion sequence to be initiated. The available range is 6-bit.

adc_trigger_polarity_t triggerPolarity

Select the trigger to launch conversion sequence.

bool enableSyncBypass

To enable this feature allows the hardware trigger input to bypass synchronization flip-flop stages and therefore shorten the time between the trigger input signal and the start of a conversion.

 $bool \ {\rm enableSingleStep}$

When enabling this feature, a trigger will launch a single conversion on the next channel in the sequence instead of the default response of launching an entire sequence of conversions.

 $adc_seq_interrupt_mode_t$ interruptMode

Select the interrpt/DMA trigger mode.

$struct_adc_result_info$

#include <fsl_adc.h> Define structure of keeping conversion result information.

Public Members

uint32_t result

Keep the conversion data value.

- *adc_threshold_compare_status_t* thresholdCompareStatus Keep the threshold compare status.
- $adc_threshold_crossing_status_t$ thresholdCorssingStatus

Keep the threshold crossing status.

 $uint32_t\ {\rm channelNumber}$

Keep the channel number for this conversion.

bool overrunFlag

Keep the status whether the conversion is overrun or not.

2.16 GPIO: General Purpose I/O

void GPIO_PortInit(GPIO_Type *base, uint32_t port)

Initializes the GPIO peripheral.

This function ungates the GPIO clock.

Parameters

- base GPIO peripheral base pointer.
- port GPIO port number.

Initializes a GPIO pin used by the board.

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the GPIO_PinInit() function.

This is an example to define an input pin or output pin configuration:

```
Define a digital input pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalInput,
    0,
}
Define a digital output pin configuration,
gpio_pin_config_t config =
    {
    kGPIO_DigitalOutput,
    0,
}
```

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number
- config GPIO pin configuration pointer

static inline void GPIO_PinWrite(GPIO_Type *base, uint32_t port, uint32_t pin, uint8_t output) Sets the output level of the one GPIO pin to the logic 1 or 0.

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number
- output GPIO pin output logic level.
 - 0: corresponding pin output low-logic level.
 - 1: corresponding pin output high-logic level.

static inline uint32_t GPIO_PinRead(GPIO_Type *base, uint32_t port, uint32_t pin)

Reads the current input value of the GPIO PIN.

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- pin GPIO pin number

Return values

 $\operatorname{GPIO}-\operatorname{port}\operatorname{input}\operatorname{value}$

- 0: corresponding pin input low-logic level.
- 1: corresponding pin input high-logic level.

FSL_GPIO_DRIVER_VERSION

LPC GPIO driver version.

 $enum_gpio_pin_direction$

LPC GPIO direction definition.

Values:

 $enumerator \ \mathrm{kGPIO_DigitalInput}$

Set current pin as digital input

enumerator kGPIO_DigitalOutput Set current pin as digital output

typedef enum _gpio_pin_direction gpio_pin_direction_t LPC GPIO direction definition.

 $typedef \ struct _gpio_pin_config \ gpio_pin_config_t$

The GPIO pin configuration structure.

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

static inline void GPIO_PortSet(GPIO_Type *base, uint32_t port, uint32_t mask)

Sets the output level of the multiple GPIO pins to the logic 1.

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

 $static \ inline \ void \ {\rm GPIO_PortClear}(GPIO_Type \ *base, \ uint 32_t \ port, \ uint 32_t \ mask)$

Sets the output level of the multiple GPIO pins to the logic 0.

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

static inline void GPIO_PortToggle(GPIO_Type *base, uint32_t port, uint32_t mask) Reverses current output logic of the multiple GPIO pins.

Parameters

- base GPIO peripheral base pointer(Typically GPIO)
- port GPIO port number
- mask GPIO pin number macro

$struct_gpio_pin_config$

#include <fsl_gpio.h> The GPIO pin configuration structure.

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

Public Members

gpio_pin_direction_t pinDirection
 GPIO direction, input or output

uint8_t outputLogic Set default output logic, no use in input

2.17 IOCON: I/O pin configuration

LPC_IOCON_DRIVER_VERSION

IOCON driver version 2.0.2.

typedef struct _iocon_group iocon_group_t

Array of IOCON pin definitions passed to IOCON_SetPinMuxing() must be in this format.

___STATIC_INLINE void IOCON_PinMuxSet (IOCON_Type *base, uint8_t ionumber,

uint32_t modefunc)

IOCON function and mode selection definitions.

Sets I/O Control pin mux

Note: See the User Manual for specific modes and functions supported by the various pins.

Parameters

- base : The base of IOCON peripheral on the chip
- ${\rm ionumber}$: GPIO number to mux
- modefunc -: OR'ed values of type IOCON_*

Returns

Nothing

___STATIC_INLINE void IOCON_SetPinMuxing (IOCON_Type *base, const iocon_group_t *pinArray, uint32_t arrayLength)

Set all I/O Control pin muxing.

Parameters

- base : The base of IOCON peripheral on the chip
- pinArray -: Pointer to array of pin mux selections
- arrayLength -: Number of entries in pinArray

Returns

Nothing

 $FSL_COMPONENT_ID$

 $struct_iocon_group$

#include <fsl_iocon.h> Array of IOCON pin definitions passed to IOCON_SetPinMuxing() must be in this format.

2.18 MRT: Multi-Rate Timer

void MRT_Init(MRT_Type *base, const mrt_config_t *config)

Ungates the MRT clock and configures the peripheral for basic operation.

Note: This API should be called at the beginning of the application using the MRT driver.

Parameters

- base Multi-Rate timer peripheral base address
- config Pointer to user's MRT config structure. If MRT has MULTITASK bit field in MODCFG reigster, param config is useless.

void MRT_Deinit(MRT_Type *base)

Gate the MRT clock.

Parameters

• base – Multi-Rate timer peripheral base address

static inline void MRT_GetDefaultConfig(mrt_config_t *config)

Fill in the MRT config struct with the default settings.

The default values are:

config->enableMultiTask = false;

Parameters

• config – Pointer to user's MRT config structure.

Sets up an MRT channel mode.

Parameters

- base Multi-Rate timer peripheral base address
- channel Channel that is being configured.
- mode Timer mode to use for the channel.

static inline void MRT_EnableInterrupts(MRT_Type *base, mrt_chnl_t channel, uint32_t mask)
Enables the MRT interrupt.

Parameters

- base Multi-Rate timer peripheral base address
- $\bullet \ {\rm channel-Timer\ channel\ number}$
- ${\rm mask}$ The interrupts to enable. This is a logical OR of members of the enumeration mrt_interrupt_enable_t

static inline void MRT_DisableInterrupts(MRT_Type *base, mrt_chnl_t channel, uint32_t mask)
Disables the selected MRT interrupt.

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number
- mask The interrupts to disable. This is a logical OR of members of the enumeration mrt_interrupt_enable_t

static inline uint32_t MRT_GetEnabledInterrupts(MRT_Type *base, mrt_chnl_t channel)
Gets the enabled MRT interrupts.

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number

Returns

The enabled interrupts. This is the logical OR of members of the enumeration $mrt_interrupt_enable_t$

static inline uint32_t MRT_GetStatusFlags(MRT_Type *base, mrt_chnl_t channel)

Gets the MRT status flags.

Parameters

• base – Multi-Rate timer peripheral base address

• channel – Timer channel number

Returns

The status flags. This is the logical OR of members of the enumeration mrt_status_flags_t

static inline void MRT_ClearStatusFlags(MRT_Type *base, *mrt_chnl_t* channel, uint32_t mask) Clears the MRT status flags.

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number
- ${\rm mask}$ The status flags to clear. This is a logical OR of members of the enumeration mrt_status_flags_t

void MRT_UpdateTimerPeriod(MRT_Type *base, *mrt_chnl_t* channel, uint32_t count, bool immediateLoad)

Used to update the timer period in units of count.

The new value will be immediately loaded or will be loaded at the end of the current time interval. For one-shot interrupt mode the new value will be immediately loaded.

Note: User can call the utility macros provided in fsl_common.h to convert to ticks

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number
- count Timer period in units of ticks
- immediateLoad true: Load the new value immediately into the TIMER register; false: Load the new value at the end of current timer interval

static inline uint32_t MRT_GetCurrentTimerCount(MRT_Type *base, *mrt_chnl_t* channel) Reads the current timer counting value.

This function returns the real-time timer counting value, in a range from 0 to a timer period.

Note: User can call the utility macros provided in fsl_common.h to convert ticks to usec or msec

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number

Returns

Current timer counting value in ticks

static inline void MRT_StartTimer(MRT_Type *base, mrt_chnl_t channel, uint32_t count)
Starts the timer counting.

After calling this function, timers load period value, counts down to 0 and depending on the timer mode it will either load the respective start value again or stop.

Note: User can call the utility macros provided in fsl_common.h to convert to ticks

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number.
- count Timer period in units of ticks. Count can contain the LOAD bit, which control the force load feature.

static inline void MRT_StopTimer(MRT_Type *base, mrt_chnl_t channel)

Stops the timer counting.

This function stops the timer from counting.

Parameters

- base Multi-Rate timer peripheral base address
- channel Timer channel number.

static inline uint32_t MRT_GetIdleChannel(MRT_Type *base)

Find the available channel.

This function returns the lowest available channel number.

Parameters

• base – Multi-Rate timer peripheral base address

FSL_MRT_DRIVER_VERSION

$enum_\mathrm{mrt_chnl}$

List of MRT channels.

Values:

enumerator kMRT_Channel_0 MRT channel number 0

enumerator kMRT_Channel_1 MRT channel number 1

enumerator kMRT_Channel_2 MRT channel number 2

enumerator kMRT_Channel_3 MRT channel number 3

enum __mrt__timer__mode

List of MRT timer modes.

Values:

enumerator kMRT_RepeatMode Repeat Interrupt mode enumerator kMRT_OneShotMode

One-shot Interrupt mode

enumerator kMRT_OneShotStallMode One-shot stall mode

 $enum_mrt_interrupt_enable$

List of MRT interrupts.

Values:

enumerator kMRT_TimerInterruptEnable Timer interrupt enable

enum __mrt_status_flags

List of MRT status flags.

Values:

enumerator kMRT_TimerInterruptFlag Timer interrupt flag

enumerator kMRT_TimerRunFlag Indicates state of the timer

typedef enum_*mrt_chnl* mrt_chnl_t List of MRT channels.

typedef enum_*mrt_timer_mode* mrt_timer_mode_t

List of MRT timer modes.

typedef enum _*mrt_interrupt_enable* mrt_interrupt_enable_t List of MRT interrupts.

typedef enum _*mrt_status_flags* mrt_status_flags_t List of MRT status flags.

typedef struct _*mrt_config* mrt_config_t MRT configuration structure.

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the MRT_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

 $struct_mrt_config$

#include <fsl_mrt.h> MRT configuration structure.

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the MRT_GetDefaultConfig() function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

Public Members

bool enableMultiTask

true: Timers run in multi-task mode; false: Timers run in hardware status mode

2.19 PINT: Pin Interrupt and Pattern Match Driver

FSL_PINT_DRIVER_VERSION enum __pint__pin__enable PINT Pin Interrupt enable type. Values: enumerator kPINT PinIntEnableNone Do not generate Pin Interrupt enumerator kPINT PinIntEnableRiseEdge Generate Pin Interrupt on rising edge enumerator kPINT PinIntEnableFallEdge Generate Pin Interrupt on falling edge enumerator kPINT PinIntEnableBothEdges Generate Pin Interrupt on both edges enumerator kPINT PinIntEnableLowLevel Generate Pin Interrupt on low level enumerator kPINT_PinIntEnableHighLevel Generate Pin Interrupt on high level enum pint int PINT Pin Interrupt type. Values: enumerator kPINT_PinInt0 Pin Interrupt 0 enum __pint__pmatch__input__src PINT Pattern Match bit slice input source type. Values: enumerator kPINT_PatternMatchInp0Src Input source 0 enumerator kPINT_PatternMatchInp1Src Input source 1 enumerator kPINT_PatternMatchInp2Src Input source 2 enumerator kPINT_PatternMatchInp3Src Input source 3 enumerator kPINT_PatternMatchInp4Src Input source 4 enumerator kPINT_PatternMatchInp5Src Input source 5 enumerator kPINT_PatternMatchInp6Src Input source 6 enumerator kPINT_PatternMatchInp7Src Input source 7

enumerator kPINT_SecPatternMatchInp0Src Input source 0 enumerator kPINT_SecPatternMatchInp1Src Input source 1 enum __pint__pmatch__bslice PINT Pattern Match bit slice type. Values: enumerator kPINT_PatternMatchBSlice0 Bit slice 0 enum __pint__pmatch__bslice__cfg PINT Pattern Match configuration type. Values: enumerator kPINT_PatternMatchAlways Always Contributes to product term match enumerator kPINT PatternMatchStickyRise Sticky Rising edge enumerator kPINT_PatternMatchStickyFall Sticky Falling edge enumerator kPINT_PatternMatchStickyBothEdges Sticky Rising or Falling edge enumerator kPINT_PatternMatchHigh High level enumerator kPINT PatternMatchLow Low level enumerator kPINT PatternMatchNever Never contributes to product term match enumerator kPINT PatternMatchBothEdges Either rising or falling edge typedef enum _pint_pin_enable pint pin enable t PINT Pin Interrupt enable type. typedef enum *pint int* pint pin int t PINT Pin Interrupt type. typedef enum_pint_pmatch_input_src_pint_pmatch_input_src_t PINT Pattern Match bit slice input source type. typedef enum *pint pmatch bslice* pint pmatch bslice t PINT Pattern Match bit slice type. typedef enum _*pint_pmatch_bslice_cfg* pint _pmatch_bslice_cfg_ t PINT Pattern Match configuration type. typedef struct _*pint_status* pint_status_t PINT event status. typedef void (*pint_cb_t)(pint_pin_int_t pintr, pint_status_t *status) PINT Callback function.

typedef struct_pint_pmatch_cfg pint_pmatch_cfg_t

void PINT_Init(PINT_Type *base)

Initialize PINT peripheral.

This function initializes the PINT peripheral and enables the clock.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

void PINT_SetCallback(PINT_Type *base, pint_cb_t callback)
 Set PINT callback.

This function set the callback for PINT interupt handler.

Parameters

- base Base address of the PINT peripheral.
- callback Callback.

Return values

None. –

void PINT_PinInterruptConfig(PINT_Type *base, pint_pin_int_t intr, pint_pin_enable_t enable)
Configure PINT peripheral pin interrupt.

This function configures a given pin interrupt.

Parameters

- base Base address of the PINT peripheral.
- intr Pin interrupt.
- enable Selects detection logic.

Return values

None. –

Get PINT peripheral pin interrupt configuration.

This function returns the configuration of a given pin interrupt.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.
- enable Pointer to store the detection logic.

Return values

None. –

void PINT_PinInterruptClrStatus(PINT_Type *base, pint_pin_int_t pintr)

Clear Selected pin interrupt status only when the pin was triggered by edge-sensitive.

This function clears the selected pin interrupt status.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

None. –

static inline uint32_t PINT_PinInterruptGetStatus(PINT_Type *base, pint_pin_int_t pintr)
Get Selected pin interrupt status.

This function returns the selected pin interrupt status.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

status – = 0 No pin interrupt request. = 1 Selected Pin interrupt request active.

void PINT_PinInterruptClrStatusAll(PINT_Type *base)

Clear all pin interrupts status only when pins were triggered by edge-sensitive.

This function clears the status of all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ inline \ uint 32_t \ {\rm PINT_PinInterruptGetStatusAll}(PINT_Type \ *base)$

Get all pin interrupts status.

This function returns the status of all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

status – Each bit position indicates the status of corresponding pin interrupt.= 0 No pin interrupt request. = 1 Pin interrupt request active.

static inline void PINT_PinInterruptClrFallFlag(PINT_Type *base, pint_pin_int_t pintr)

Clear Selected pin interrupt fall flag.

This function clears the selected pin interrupt fall flag.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

None. –

static inline uint32_t PINT_PinInterruptGetFallFlag(PINT_Type *base, pint_pin_int_t pintr)
Get selected pin interrupt fall flag.

This function returns the selected pin interrupt fall flag.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

 ${\rm flag}$ – = 0 Falling edge has not been detected. = 1 Falling edge has been detected.

 $static \ in line \ void \ {\rm PINT_PinInterruptClrFallFlagAll}(PINT_Type \ *base)$

Clear all pin interrupt fall flags.

This function clears the fall flag for all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ inline \ uint 32_t \ {\rm PINT_PinInterruptGetFallFlagAll}(PINT_Type \ *base)$

Get all pin interrupt fall flags.

This function returns the fall flag of all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

 $\rm flags$ – Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected.

static inline void PINT_PinInterruptClrRiseFlag(PINT_Type *base, pint_pin_int_t pintr)

Clear Selected pin interrupt rise flag.

This function clears the selected pin interrupt rise flag.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

None. –

static inline uint32_t PINT_PinInterruptGetRiseFlag(PINT_Type *base, pint_pin_int_t pintr)
Get selected pin interrupt rise flag.

This function returns the selected pin interrupt rise flag.

Parameters

- base Base address of the PINT peripheral.
- pintr Pin interrupt.

Return values

 ${\rm flag}$ – = 0 Rising edge has not been detected. = 1 Rising edge has been detected.

static inline void PINT_PinInterruptClrRiseFlagAll(PINT_Type *base)

Clear all pin interrupt rise flags.

This function clears the rise flag for all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ inline \ uint 32_t \ {\rm PINT_PinInterruptGetRiseFlagAll}(PINT_Type \ *base)$

Get all pin interrupt rise flags.

This function returns the rise flag of all pin interrupts.

Parameters

• base – Base address of the PINT peripheral.

Return values

flags – Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected.

Configure PINT pattern match.

This function configures a given pattern match bit slice.

Parameters

- base Base address of the PINT peripheral.
- bslice Pattern match bit slice number.
- ${\rm cfg}$ Pointer to bit slice configuration.

Return values

None. –

Get PINT pattern match configuration.

This function returns the configuration of a given pattern match bit slice.

Parameters

- base Base address of the PINT peripheral.
- bslice Pattern match bit slice number.
- cfg Pointer to bit slice configuration.

Return values

None. –

static inline uint32_t PINT_PatternMatchGetStatus(PINT_Type *base, pint_pmatch_bslice_t
bslice)

Get pattern match bit slice status.

This function returns the status of selected bit slice.

Parameters

- base Base address of the PINT peripheral.
- bslice Pattern match bit slice number.

Return values

status – = 0 Match has not been detected. = 1 Match has been detected.

 $static \ in line \ uint 32_t \ {\rm PINT_PatternMatchGetStatusAll}(PINT_Type \ *base)$

Get status of all pattern match bit slices.

This function returns the status of all bit slices.

Parameters

• base – Base address of the PINT peripheral.

Return values

status – Each bit position indicates the match status of corresponding bit slice.
= 0 Match has not been detected.
= 1 Match has been detected.

uint32_t PINT_PatternMatchResetDetectLogic(PINT_Type *base)

Reset pattern match detection logic.

This function resets the pattern match detection logic if any of the product term is matching.

Parameters

• base – Base address of the PINT peripheral.

Return values

m pmstatus – Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected.

 $static \ in line \ void \ {\rm PINT_Pattern} MatchEnable(PINT_Type \ *base)$

Enable pattern match function.

This function enables the pattern match function.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ in line \ void \ {\rm PINT_Pattern} MatchDisable(PINT_Type \ *base)$

Disable pattern match function.

This function disables the pattern match function.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

static inline void PINT_PatternMatchEnableRXEV(PINT_Type *base)

Enable RXEV output.

This function enables the pattern match RXEV output.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

 $static \ in line \ void \ {\rm PINT_Pattern} MatchDisableRXEV(PINT_Type \ *base)$

Disable RXEV output.

This function disables the pattern match RXEV output.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

void PINT_EnableCallback(PINT_Type *base)

Enable callback.

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. –

void PINT_DisableCallback(PINT_Type *base)

Disable callback.

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

• base – Base address of the peripheral.

Return values

None. –

void PINT_Deinit(PINT_Type *base)

Deinitialize PINT peripheral.

This function disables the PINT clock.

Parameters

• base – Base address of the PINT peripheral.

Return values

None. -

void PINT_EnableCallbackByIndex(PINT_Type *base, pint_pin_int_t pintIdx)
 enable callback by pin index.

This function enables callback by pin index instead of enabling all pins.

Parameters

• base – Base address of the peripheral.

• pintIdx – pin index.

Return values

None. –

This function disables callback by pin index instead of disabling all pins.

Parameters

- ${\rm base}$ Base address of the peripheral.
- pintIdx pin index.

Return values

None. –

PINT_USE_LEGACY_CALLBACK

PININT_BITSLICE_SRC_START

PININT_BITSLICE_SRC_MASK

PININT_BITSLICE_CFG_START

PININT_BITSLICE_CFG_MASK

PININT_BITSLICE_ENDP_MASK

PINT_PIN_INT_LEVEL

PINT_PIN_INT_EDGE

PINT_PIN_INT_FALL_OR_HIGH_LEVEL

PINT_PIN_INT_RISE

PINT_PIN_RISE_EDGE

PINT_PIN_FALL_EDGE

PINT_PIN_BOTH_EDGE

PINT_PIN_LOW_LEVEL

PINT_PIN_HIGH_LEVEL

struct __pint__status
 #include <fsl_pint.h> PINT event status.

struct __pint__pmatch__cfg
#include <fsl_pint.h>

2.20 Power Driver

 $enum \; \mathrm{pd_bits}$

Values:

enumerator $kPDRUNCFG_PD_IRC_OUT$

enumerator kPDRUNCFG_PD_IRC

enumerator kPDRUNCFG_PD_FLASH

enumerator kPDRUNCFG_PD_BOD

enumerator kPDRUNCFG_PD_ADC0

enumerator kPDRUNCFG_PD_SYSOSC

enumerator kPDRUNCFG_PD_WDT_OSC

enumerator $kPDRUNCFG_PD_SYSPLL$

enumerator kPDRUNCFG_PD_ACMP

 $enumerator \ {\rm kPDRUNCFG_ForceUnsigned}$

 $enum_power_wakeup$

Deep sleep and power down mode wake up configurations.

Values:

enumerator kPDAWAKECFG_Wakeup_IRC_OUT

enumerator kPDAWAKECFG_Wakeup_IRC

enumerator kPDAWAKECFG_Wakeup_FLASH

 $enumerator \ {\rm kPDAWAKECFG_Wakeup_BOD}$

enumerator kPDAWAKECFG_Wakeup_ADC

enumerator kPDAWAKECFG_Wakeup_SYSOSC enumerator kPDAWAKECFG_Wakeup_WDT_OSC enumerator kPDAWAKECFG_Wakeup_SYSPLL enumerator kPDAWAKECFG_Wakeup_ACMP enum _power_deep_sleep_active Deep sleep/power down mode active part. Values: enumerator kPDSLEEPCFG_DeepSleepBODActive enumerator kPDSLEEPCFG_DeepSleepWDTOscActive enum __power__gen__reg pmu general purpose register index Values: enumerator kPmu GenReg0 general purpose register0 enumerator kPmu_GenReg1 general purpose register1 enumerator kPmu_GenReg2 general purpose register2 enumerator kPmu GenReg3 general purpose register3 enumerator kPmu GenReg4 DPDCTRL bit 31-4 $enum_power_mode_config$ Values: enumerator kPmu_Sleep enumerator kPmu Deep Sleep enumerator kPmu PowerDown enumerator kPmu_Deep_PowerDown enum power bod reset level BOD reset level, if VDD below reset level value, the reset will be asserted. Values: enumerator kBod ResetLevelReserved BOD Reset Level reserved. enumerator kBod ResetLevel1 BOD Reset Level1: 2.05V enumerator kBod ResetLevel2 BOD Reset Level2: 2.34V enumerator kBod ResetLevel3 BOD Reset Level3: 2.63V
$enum_power_bod_interrupt_level$

BOD interrupt level, if VDD below interrupt level value, the BOD interrupt will be asserted. *Values:*

 $enumerator \ \mathrm{kBod_InterruptLevelReserved}$

BOD interrupt level reserved.

enumerator kBod_InterruptLevel1 BOD interrupt level1: 2.25V.

enumerator kBod_InterruptLevel2 BOD interrupt level2: 2.54V.

enumerator kBod_InterruptLevel3 BOD interrupt level3: 2.85V.

typedef enum *pd_bits* pd_bit_t

typedef enum _*power_gen_reg* power_gen_reg_t pmu general purpose register index

typedef enum _power_mode_config power_mode_cfg_t

typedef enum _*power_bod_reset_level* power_bod_reset_level_t BOD reset level, if VDD below reset level value, the reset will be asserted.

typedef enum _*power_bod_interrupt_level* power_bod_interrupt_level_t BOD interrupt level, if VDD below interrupt level value, the BOD interrupt will be asserted.

FSL_POWER_DRIVER_VERSION

power driver version 2.1.0.

PMUC_PCON_RESERVED_MASK

PMU PCON reserved mask, used to clear reserved field which should not write 1.

POWER_EnbaleLPO

 $POWER_EnbaleLPOInDeepPowerDownMode$

static inline void POWER_EnablePD(pd_bit_t en)

API to enable PDRUNCFG bit in the Syscon. Note that enabling the bit powers down the peripheral.

Parameters

• en – peripheral for which to enable the PDRUNCFG bit

Returns

none

static inline void POWER_DisablePD(pd_bit_t en)

API to disable PDRUNCFG bit in the Syscon. Note that disabling the bit powers up the peripheral.

Parameters

• en – peripheral for which to disable the PDRUNCFG bit

Returns none static inline void POWER_WakeUpConfig(uint32_t mask, bool powerDown)

API to config wakeup configurations for deep sleep mode and power down mode.

Parameters

- mask wake up configurations for deep sleep mode and power down mode, reference _power_wakeup.
- powerDown true is power down the mask part, false is powered part.

 $static \ in line \ void \ {\rm POWER_DeepSleepConfig}(uint 32_t \ mask, \ bool \ powerDown)$

API to config active part for deep sleep mode and power down mode.

Parameters

- mask active part configurations for deep sleep mode and power down mode, reference _power_deep_sleep_active.
- powerDown true is power down the mask part, false is powered part.

static inline void POWER_EnableDeepSleep(void)

API to enable deep sleep bit in the ARM Core.

Returns

none

 $static \ inline \ void \ {\rm POWER_DisableDeepSleep}(void)$

API to disable deep sleep bit in the ARM Core.

Returns

none

void POWER_EnterSleep(void)

API to enter sleep power mode.

Returns

none

 $void \ \mathrm{POWER_EnterDeepSleep}(uint32_t \ activePart)$

API to enter deep sleep power mode.

Parameters

activePart – should be a single or combine value of _power_deep_sleep_active.

Returns

none

void POWER_EnterPowerDown(uint32_t activePart)

API to enter power down mode.

Parameters

• activePart – should be a single or combine value of _power_deep_sleep_active .

Returns

none

 $void \ {\rm POWER_EnterDeepPowerDownMode}(void)$

API to enter deep power down mode.

Returns none $static \ inline \ uint 32_t \ {\rm POWER_GetSleepModeFlag}(void)$

API to get sleep mode flag.

Returns

sleep mode flag: 0 is active mode, 1 is sleep mode entered.

 $static \ in line \ void \ {\rm POWER_ClrSleepModeFlag}(void)$

API to clear sleep mode flag.

 $static\ inline\ uint32_t\ {\rm POWER_GetDeepPowerDownModeFlag}(void)$

API to get deep power down mode flag.

Returns

sleep mode flag: 0 not deep power down, 1 is deep power down mode entered.

static inline void POWER_ClrDeepPowerDownModeFlag(void)

API to clear deep power down mode flag.

static inline void POWER_EnableNonDpd(bool enable)

API to enable non deep power down mode.

Parameters

• enable – true is enable non deep power down, otherwise disable.

static inline void POWER_EnableLPO(bool enable)

API to enable LPO.

Parameters

• enable – true to enable LPO, false to disable LPO.

static inline void POWER_EnableLPOInDeepPowerDownMode(bool enable)

API to enable LPO in deep power down mode.

Parameters

• enable – true to enable LPO, false to disable LPO.

static inline void POWER_SetRetainData(power_gen_reg_t index, uint32_t data)

API to retore data to general purpose register which can be retain during deep power down mode. Note the kPMU_GenReg4 can retore 3 byte data only, so the general purpose register can store 19bytes data.

Parameters

• index – general purpose data register index.

- data – data to restore.

static inline uint32_t POWER_GetRetainData(power_gen_reg_t index)

API to get data from general purpose register which retain during deep power down mode. Note the kPMU_GenReg4 can retore 3 byte data only, so the general purpose register can store 19bytes data.

Parameters

• index – general purpose data register index.

Returns

data stored in the general purpose register.

 $static\ in line\ void\ {\rm POWER_EnableWktClkIn} (bool\ enable,\ bool\ enHysteresis)$

API to enable external clock input for self wake up timer.

- enable true is enable external clock input for self-wake-up timer, otherwise disable.
- enHysteresis true is enable Hysteresis for the pin, otherwise disable.

static inline void POWER_EnableWakeupPinForDeepPowerDown(bool enable, bool enHysteresis) API to enable wake up pin for deep power down mode.

Parameters

- enable true is enable, otherwise disable.
- enHysteresis true is enable Hysteresis for the pin, otherwise disable.

enable)

Set Bod interrupt level and reset level.

Parameters

- resetLevel BOD reset threshold level, please refer to power_bod_reset_level_t.
- interruptLevel BOD interrupt threshold level, please refer to power_bod_interrupt_level_t.
- enable Used to enable/disable the BOD interrupt and BOD reset.

2.21 Reset Driver

 $enum_{\rm SYSCON}_{\rm RSTn}$

Enumeration for peripheral reset control bits.

Defines the enumeration for peripheral reset control bits in PRESETC-TRL/ASYNCPRESETCTRL registers

Values:

enumerator kSPI0_RST_N_SHIFT_RSTn

SPI0 reset control.

enumerator kSPI1_RST_N_SHIFT_RSTn

SPI1 reset control

enumerator kUARTFRG_RST_N_SHIFT_RSTn

UARTFRG reset control

enumerator kUART0_RST_N_SHIFT_RSTn UART0 reset control

enumerator kUART1_RST_N_SHIFT_RSTn

UART1 reset control

enumerator kUART2_RST_N_SHIFT_RSTn UART2 reset control

enumerator kI2C0_RST_N_SHIFT_RSTn I2C0 reset control

enumerator kMRT_RST_N_SHIFT_RSTn Multi-rate timer(MRT) reset control enumerator kSCT_RST_N_SHIFT_RSTn SCT reset control

- enumerator kWKT_RST_N_SHIFT_RSTn Self-wake-up timer(WKT) reset control
- enumerator kGPIO0_RST_N_SHIFT_RSTn GPIO0 reset control

enumerator kFLASH_RST_N_SHIFT_RSTn Flash controller reset control

enumerator kACMP_RST_N_SHIFT_RSTn Analog comparator reset control

enumerator kCRC_RST_SHIFT_RSTn CRC reset control

enumerator kI2C1_RST_N_SHIFT_RSTn I2C1 reset control

enumerator kI2C2_RST_N_SHIFT_RSTn I2C2 reset control

- enumerator kI2C3_RST_N_SHIFT_RSTn I2C3 reset control
- enumerator kADC_RST_N_SHIFT_RSTn ADC reset control
- enumerator kDMA_RST_N_SHIFT_RSTn DMA reset control

typedef enum _*SYSCON_RSTn* SYSCON_RSTn_t

Enumeration for peripheral reset control bits.

Defines the enumeration for peripheral reset control bits in PRESETC-TRL/ASYNCPRESETCTRL registers

 $typedef \textit{SYSCON_RSTn_t} \ reset_ip_name_t$

void RESET_SetPeripheralReset(reset_ip_name_t peripheral)

Assert reset to peripheral.

Asserts reset signal to specified peripheral module.

Parameters

• peripheral – Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.

void RESET_ClearPeripheralReset(reset_ip_name_t peripheral)

Clear reset to peripheral.

Clears reset signal to specified peripheral module, allows it to operate.

Parameters

• peripheral – Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.

void RESET_PeripheralReset(reset_ip_name_t peripheral)

Reset peripheral module.

Reset peripheral module.

Parameters

• peripheral – Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register.

static inline void RESET_ReleasePeripheralReset(reset_ip_name_t peripheral)

Release peripheral module.

Release peripheral module.

Parameters

- peripheral Peripheral to release. The enum argument contains encoding of reset register and reset bit position in the reset register.
- FSL_RESET_DRIVER_VERSION reset driver version 2.4.0

FLASH_RSTS_N

Array initializers with peripheral reset bits

- I2C_RSTS_N
- GPIO_RSTS_N
- SWM_RSTS_N
- SCT_RSTS_N
- WKT_RSTS_N
- MRT_RSTS_N
- SPI_RSTS_N
- UART_RSTS_N
- ACMP_RSTS_N
- ADC_RSTS_N
- DAC_RSTS_N
- $\rm DMA_RSTS_N$

2.22 SCTimer: SCTimer/PWM (SCT)

status_t SCTIMER_Init(SCT_Type *base, const sctimer_config_t *config)

Ungates the SCTimer clock and configures the peripheral for basic operation.

Note: This API should be called at the beginning of the application using the SCTimer driver.

Parameters

- base SCTimer peripheral base address
- config Pointer to the user configuration structure.

Returns

kStatus_Success indicates success; Else indicates failure.

void SCTIMER_Deinit(SCT_Type *base)

Gates the SCTimer clock.

Parameters

• base – SCTimer peripheral base address

void SCTIMER_GetDefaultConfig(sctimer_config_t *config)
 Fills in the SCTimer configuration structure with the default settings.

The default values are:

 $\label{eq:config-} config->enableCounterUnify = true; \\ config->clockMode = kSCTIMER_System_ClockMode; \\ config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0; \\ config->enableBidirection_l = false; \\ config->enableBidirection_h = false; \\ config->prescale_l = 0U; \\ config->prescale_h = 0U; \\ config->outInitState = 0U; \\ config->inputsync = 0xFU; \\ \end{tabular}$

Parameters

• config – Pointer to the user configuration structure.

Configures the PWM signal parameters.

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function SCTIMER_GetCurrentStateNumber(). The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

Note: When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's pwmFreq_Hz.

Parameters

- base SCTimer peripheral base address
- pwmParams PWM parameters to configure the output
- mode PWM operation mode, options available in enumeration sctimer_pwm_mode_t
- pwmFreq_Hz PWM signal frequency in Hz
- $srcClock_Hz SCTimer counter clock in Hz$
- event Pointer to a variable where the PWM period event number is stored

Returns

kStatus_Success on success kStatus_Fail If we have hit the limit in terms of number of events created or if an incorrect PWM dutycylce is passed in.

Updates the duty cycle of an active PWM signal.

Before calling this function, the counter is set to operate as one 32-bit counter (unify bit is set to 1).

Parameters

- base SCTimer peripheral base address
- output The output to configure
- $\operatorname{dutyCyclePercent}$ New PWM pulse width; the value should be between 1 to 100
- event Event number associated with this PWM signal. This was returned to the user by the function SCTIMER_SetupPwm().

 $static \ in line \ void \ {\rm SCTIMER_EnableInterrupts} (SCT_Type \ *base, \ uint 32_t \ mask)$

Enables the selected SCTimer interrupts.

Parameters

- base SCTimer peripheral base address
- ${\rm mask}$ The interrupts to enable. This is a logical OR of members of the enumeration sctimer_interrupt_enable_t

 $static \ inline \ void \ {\rm SCTIMER_DisableInterrupts} (SCT_Type \ *base, \ uint 32_t \ mask)$

Disables the selected SCTimer interrupts.

Parameters

- base SCTimer peripheral base address
- mask The interrupts to enable. This is a logical OR of members of the enumeration sctimer_interrupt_enable_t

static inline uint32_t SCTIMER_GetEnabledInterrupts(SCT_Type *base)

Gets the enabled SCTimer interrupts.

Parameters

• base – SCTimer peripheral base address

Returns

The enabled interrupts. This is the logical OR of members of the enumeration sctimer_interrupt_enable_t

 $static \ inline \ uint32_t \ {\rm SCTIMER_GetStatusFlags}(SCT_Type \ *base)$

Gets the SCTimer status flags.

Parameters

• base – SCTimer peripheral base address

Returns

The status flags. This is the logical OR of members of the enumeration sctimer_status_flags_t

static inline void SCTIMER_ClearStatusFlags(SCT_Type *base, uint32_t mask)

Clears the SCTimer status flags.

- base SCTimer peripheral base address
- ${\rm mask}$ The status flags to clear. This is a logical OR of members of the enumeration sctimer_status_flags_t

static inline void SCTIMER_StartTimer(SCT_Type *base, uint32_t countertoStart)
Starts the SCTimer counter.

Note: In 16-bit mode, we can enable both Counter_L and Counter_H, In 32-bit mode, we only can select Counter_U.

Parameters

- base SCTimer peripheral base address
- countertoStart The SCTimer counters to enable. This is a logical OR of members of the enumeration sctimer_counter_t.

static inline void SCTIMER_StopTimer(SCT_Type *base, uint32_t countertoStop) Halts the SCTimer counter.

Parameters

- base SCTimer peripheral base address
- countertoStop The SCTimer counters to stop. This is a logical OR of members of the enumeration sctimer_counter_t.

sctimer_counter_t whichCounter, uint32_t *event)

Create an event that is triggered on a match or IO and schedule in current state.

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

Parameters

- base SCTimer peripheral base address
- howToMonitor Event type; options are available in the enumeration sctimer_interrupt_enable_t
- $\bullet\,\,{\rm matchValue}$ The match value that will be programmed to a match register
- whichIO The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- event Pointer to a variable where the new event number is stored

Returns

kStatus_Success on success kStatus_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

void SCTIMER_ScheduleEvent(SCT_Type *base, uint32_t event)

Enable an event in the current state.

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function SCTIMER_SetupPwm() or function SCTIMER_CreateAndScheduleEvent().

- base SCTimer peripheral base address
- event Event number to enable in the current state

status_t SCTIMER_IncreaseState(SCT_Type *base)

Increase the state by 1.

All future events created by calling the function SCTIMER_ScheduleEvent() will be enabled in this new state.

Parameters

• base – SCTimer peripheral base address

Returns

kStatus_Success on success kStatus_Error if we have hit the limit in terms of states used

uint32_t SCTIMER_GetCurrentState(SCT_Type *base)

Provides the current state.

User can use this to set the next state by calling the function SC-TIMER_SetupNextStateAction().

Parameters

• base – SCTimer peripheral base address

Returns

The current state

Set the counter current state.

The function is to set the state variable bit field of STATE register. Writing to the STATE_L, STATE_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- state The counter current state number (only support range from 0~31).

static inline uint16_t SCTIMER_GetCounterState(SCT_Type *base, *sctimer_counter_t* whichCounter)

Get the counter current state value.

The function is to get the state variable bit field of STATE register.

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.

Returns

The the counter current state value.

Setup capture of the counter value on trigger of a selected event.

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- captureRegister Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered.
- event Event number that will trigger the capture

Returns

kStatus_Success on success kStatus_Error if we have hit the limit in terms of number of match/capture registers available

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

Parameters

- base SCTimer peripheral base address
- event Event number that will trigger the interrupt
- callback Function to invoke when the event is triggered

Change the load method of transition to the specified state.

Change the load method of transition, it will be triggered by the event number that is passed in by the user.

Parameters

- base SCTimer peripheral base address
- event Event number that will change the method to trigger the state transition
- ${\rm fgLoad}$ The method to load highest-numbered event occurring for that state to the STATE register.
 - true: Load the STATEV value to STATE when the event occurs to be the next state.
 - false: Add the STATEV value to STATE when the event occurs to be the next state.

static inline void SCTIMER_SetupNextStateActionwithLdMethod(SCT_Type *base, uint32_t nextState, uint32_t event, bool fgLoad)

Transition to the specified state with Load method.

This transition will be triggered by the event number that is passed in by the user, the method decide how to load the highest-numbered event occurring for that state to the STATE register.

- base SCTimer peripheral base address
- nextState The next state SCTimer will transition to
- event Event number that will trigger the state transition

- fgLoad The method to load the highest-numbered event occurring for that state to the STATE register.
 - true: Load the STATEV value to STATE when the event occurs to be the next state.
 - false: Add the STATEV value to STATE when the event occurs to be the next state.

static inline void SCTIMER_SetupNextStateAction(SCT_Type *base, uint32_t nextState, uint32_t event)

Transition to the specified state.

Deprecated:

Do not use this function. It has been superceded by SC-TIMER_SetupNextStateActionwithLdMethod

This transition will be triggered by the event number that is passed in by the user.

Parameters

- base SCTimer peripheral base address
- $\operatorname{nextState}$ The next state SCTimer will transition to
- event Event number that will trigger the state transition

static inline void SCTIMER_SetupEventActiveDirection(SCT_Type *base,

sctimer_event_active_direction_t

activeDirection, uint32_t event)

Setup event active direction when the counters are operating in BIDIR mode.

Parameters

- base SCTimer peripheral base address
- activeDirection Event generation active direction, see sctimer_event_active_direction_t.
- event Event number that need setup the active direction.

Set the Output.

This output will be set when the event number that is passed in by the user is triggered.

Parameters

- base SCTimer peripheral base address
- whichIO The output to set
- event Event number that will trigger the output change

Clear the Output.

This output will be cleared when the event number that is passed in by the user is triggered.

- base SCTimer peripheral base address
- $\bullet \ {\rm which IO}$ The output to clear
- event Event number that will trigger the output change

 $void \ {\rm SCTIMER_SetupOutputToggleAction} (SCT_Type \ * base, uint32_t \ which IO, uint32_t \ event)$

Toggle the output level.

This change in the output level is triggered by the event number that is passed in by the user.

Parameters

- base SCTimer peripheral base address
- whichIO The output to toggle
- event Event number that will trigger the output change

static inline void SCTIMER_SetupCounterLimitAction(SCT_Type *base, sctimer_counter_t
whichCounter, uint32_t event)

Limit the running counter.

The counter is limited when the event number that is passed in by the user is triggered.

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- event Event number that will trigger the counter to be limited

static inline void SCTIMER_SetupCounterStopAction(SCT_Type *base, *sctimer_counter_t* whichCounter, uint32_t event)

Stop the running counter.

The counter is stopped when the event number that is passed in by the user is triggered.

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- event Event number that will trigger the counter to be stopped

static inline void SCTIMER_SetupCounterStartAction(SCT_Type *base, sctimer_counter_t whichCounter, uint32_t event)

Re-start the stopped counter.

The counter will re-start when the event number that is passed in by the user is triggered.

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- event Event number that will trigger the counter to re-start

static inline void SCTIMER_SetupCounterHaltAction(SCT_Type *base, sctimer_counter_t whichCounter, uint32_t event)

Halt the running counter.

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the SCTIMER_StartTimer() function.

Parameters

• base – SCTimer peripheral base address

- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- event Event number that will trigger the counter to be halted

static inline void SCTIMER_SetupDmaTriggerAction(SCT_Type *base, uint32_t dmaNumber, uint32_t event)

Generate a DMA request.

DMA request will be triggered by the event number that is passed in by the user.

Parameters

- base SCTimer peripheral base address
- dmaNumber The DMA request to generate
- event Event number that will trigger the DMA request

static inline void SCTIMER_SetCOUNTValue(SCT_Type *base, *sctimer_counter_t* whichCounter, uint32_t value)

Set the value of counter.

The function is to set the value of Count register, Writing to the COUNT_L, COUNT_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- value the counter value update to the COUNT register.

static inline uint32_t <code>SCTIMER_GetCOUNTValue(SCT_Type *base, sctimer_counter_t whichCounter)</code>

Get the value of counter.

The function is to read the value of Count register, software can read the counter registers at any time..

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.

Returns

The value of counter selected.

static inline void SCTIMER_SetEventInState(SCT_Type *base, uint32_t event, uint32_t state) Set the state mask bit field of EV_STATE register.

Parameters

- base SCTimer peripheral base address
- event The EV_STATE register be set.
- state The state value in which the event is enabled to occur.

static inline void SCTIMER_ClearEventInState(SCT_Type *base, uint32_t event, uint32_t state) Clear the state mask bit field of EV_STATE register.

lear the state mask bit field of EV_STATE re

Parameters

• base – SCTimer peripheral base address

- event The EV_STATE register be clear.
- state The state value in which the event is disabled to occur.

static inline bool SCTIMER_GetEventInState(SCT_Type *base, uint32_t event, uint32_t state) Get the state mask bit field of EV_STATE register.

Note: This function is to check whether the event is enabled in a specific state.

Parameters

- base SCTimer peripheral base address
- event The EV_STATE register be read.
- $\bullet~{\rm state}$ The state value.

Returns

The the state mask bit field of EV_STATE register.

- true: The event is enable in state.
- false: The event is disable in state.

static inline uint32_t SCTIMER_GetCaptureValue(SCT_Type *base, sctimer_counter_t

whichCounter, uint8_t capChannel)

Get the value of capture register.

This function returns the captured value upon occurrence of the events selected by the corresponding Capture Control registers occurred.

Parameters

- base SCTimer peripheral base address
- whichCounter SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.
- capChannel SCTimer capture register of capture channel.

Returns

The SCTimer counter value at which this register was last captured.

 $void \; {\rm SCTIMER_EventHandleIRQ}(SCT_Type \; * base)$

SCTimer interrupt handler.

Parameters

• base – SCTimer peripheral base address.

FSL_SCTIMER_DRIVER_VERSION

Version

enum __sctimer__pwm__mode

SCTimer PWM operation modes.

Values:

enumerator kSCTIMER_EdgeAlignedPwm

Edge-aligned PWM

enumerator kSCTIMER_CenterAlignedPwm Center-aligned PWM $enum_sctimer_counter$ SCTimer counters type. Values: enumerator kSCTIMER Counter L 16-bit Low counter. enumerator kSCTIMER Counter H 16-bit High counter. enumerator kSCTIMER Counter U 32-bit Unified counter. $enum_sctimer_input$ List of SCTimer input pins. Values: enumerator kSCTIMER_Input_0 SCTIMER input 0 enumerator kSCTIMER Input 1 SCTIMER input 1 enumerator kSCTIMER_Input_2 SCTIMER input 2 enumerator kSCTIMER_Input_3 SCTIMER input 3 enumerator kSCTIMER_Input_4 **SCTIMER** input 4 enumerator kSCTIMER Input 5 SCTIMER input 5 enumerator kSCTIMER Input 6 SCTIMER input 6 enumerator kSCTIMER Input 7 **SCTIMER** input 7 enum sctimer out List of SCTimer output pins. Values: enumerator kSCTIMER_Out_0 SCTIMER output 0 enumerator kSCTIMER_Out_1 SCTIMER output 1 enumerator kSCTIMER_Out_2 SCTIMER output 2 enumerator kSCTIMER_Out_3 SCTIMER output 3 enumerator kSCTIMER_Out_4 SCTIMER output 4

```
enumerator kSCTIMER_Out_5
        SCTIMER output 5
    enumerator kSCTIMER_Out_6
        SCTIMER output 6
    enumerator kSCTIMER_Out_7
        SCTIMER output 7
    enumerator kSCTIMER Out 8
        SCTIMER output 8
    enumerator kSCTIMER Out 9
        SCTIMER output 9
enum __sctimer__pwm_level__select
    SCTimer PWM output pulse mode: high-true, low-true or no output.
    Values:
    enumerator kSCTIMER LowTrue
        Low true pulses
    enumerator kSCTIMER HighTrue
        High true pulses
enum sctimer clock mode
    SCTimer clock mode options.
    Values:
    enumerator \ kSCTIMER\_System\_ClockMode
        System Clock Mode
    enumerator kSCTIMER Sampled ClockMode
        Sampled System Clock Mode
    enumerator kSCTIMER Input ClockMode
        SCT Input Clock Mode
    enumerator kSCTIMER Asynchronous ClockMode
        Asynchronous Mode
enum sctimer clock select
    SCTimer clock select options.
    Values:
    enumerator kSCTIMER_Clock_On_Rise_Input_0
        Rising edges on input 0
    enumerator kSCTIMER_Clock_On_Fall_Input_0
        Falling edges on input 0
    enumerator kSCTIMER_Clock_On_Rise_Input_1
        Rising edges on input 1
    enumerator kSCTIMER_Clock_On_Fall_Input_1
        Falling edges on input 1
    enumerator kSCTIMER_Clock_On_Rise_Input_2
        Rising edges on input 2
```

enumerator kSCTIMER_Clock_On_Fall_Input_2 Falling edges on input 2 enumerator kSCTIMER_Clock_On_Rise_Input_3 Rising edges on input 3 enumerator kSCTIMER Clock On Fall Input 3 Falling edges on input 3 enumerator kSCTIMER Clock On Rise Input 4 Rising edges on input 4 enumerator kSCTIMER Clock On Fall Input 4 Falling edges on input 4 enumerator kSCTIMER_Clock_On_Rise_Input_5 Rising edges on input 5 enumerator kSCTIMER Clock On Fall Input 5 Falling edges on input 5 enumerator kSCTIMER_Clock_On_Rise_Input_6 Rising edges on input 6 enumerator kSCTIMER Clock On Fall Input 6 Falling edges on input 6 enumerator kSCTIMER_Clock_On_Rise_Input_7 Rising edges on input 7

enumerator kSCTIMER_Clock_On_Fall_Input_7 Falling edges on input 7

enum __sctimer__conflict__resolution

SCTimer output conflict resolution options.

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Values:

enumerator kSCTIMER_ResolveNone

No change

 $enumerator \ \mathrm{kSCTIMER_ResolveSet}$

Set output

enumerator kSCTIMER_ResolveClear

Clear output

 $enumerator \ kSCTIMER_ResolveToggle$

Toggle output

 $enum_sctimer_event_active_direction$

List of SCTimer event generation active direction when the counters are operating in BIDIR mode.

Values:

 $enumerator \ {\rm kSCTIMER_ActiveIndependent}$

This event is triggered regardless of the count direction.

enumerator kSCTIMER_ActiveInCountUp

This event is triggered only during up-counting when BIDIR = 1.

enumerator kSCTIMER ActiveInCountDown This event is triggered only during down-counting when BIDIR = 1. enum sctimer event List of SCTimer event types. Values: enumerator kSCTIMER InputLowOrMatchEvent enumerator kSCTIMER_InputRiseOrMatchEvent enumerator kSCTIMER InputFallOrMatchEvent enumerator kSCTIMER InputHighOrMatchEvent enumerator kSCTIMER_MatchEventOnly enumerator kSCTIMER_InputLowEvent enumerator kSCTIMER_InputRiseEvent enumerator kSCTIMER InputFallEvent enumerator kSCTIMER_InputHighEvent enumerator kSCTIMER_InputLowAndMatchEvent enumerator kSCTIMER_InputRiseAndMatchEvent enumerator kSCTIMER InputFallAndMatchEvent enumerator kSCTIMER_InputHighAndMatchEvent enumerator kSCTIMER OutputLowOrMatchEvent enumerator kSCTIMER OutputRiseOrMatchEvent enumerator kSCTIMER OutputFallOrMatchEvent enumerator kSCTIMER_OutputHighOrMatchEvent enumerator kSCTIMER_OutputLowEvent enumerator kSCTIMER_OutputRiseEvent enumerator kSCTIMER_OutputFallEvent enumerator kSCTIMER_OutputHighEvent enumerator kSCTIMER_OutputLowAndMatchEvent enumerator kSCTIMER OutputRiseAndMatchEvent enumerator kSCTIMER_OutputFallAndMatchEvent enumerator kSCTIMER OutputHighAndMatchEvent enum sctimer interrupt enable List of SCTimer interrupts. Values: enumerator kSCTIMER_Event0InterruptEnable Event 0 interrupt

enumerator kSCTIMER_Event1InterruptEnable **Event 1 interrupt** enumerator kSCTIMER_Event2InterruptEnable **Event 2 interrupt** enumerator kSCTIMER_Event3InterruptEnable **Event 3 interrupt** enumerator kSCTIMER_Event4InterruptEnable **Event 4 interrupt** enumerator kSCTIMER Event5InterruptEnable Event 5 interrupt enumerator kSCTIMER_Event6InterruptEnable Event 6 interrupt $enumerator \ kSCTIMER_Event7InterruptEnable$ **Event 7 interrupt** enumerator kSCTIMER Event8InterruptEnable Event 8 interrupt enumerator kSCTIMER_Event9InterruptEnable Event 9 interrupt enumerator kSCTIMER_Event10InterruptEnable Event 10 interrupt enumerator kSCTIMER_Event11InterruptEnable Event 11 interrupt enumerator kSCTIMER_Event12InterruptEnable Event 12 interrupt enum __sctimer__status__flags List of SCTimer flags. Values: enumerator kSCTIMER Event0Flag Event 0 Flag enumerator kSCTIMER Event1Flag Event 1 Flag enumerator kSCTIMER Event2Flag Event 2 Flag enumerator kSCTIMER Event3Flag Event 3 Flag enumerator kSCTIMER_Event4Flag Event 4 Flag enumerator kSCTIMER Event5Flag Event 5 Flag enumerator kSCTIMER Event6Flag

Event 6 Flag

```
enumerator kSCTIMER Event7Flag
         Event 7 Flag
     enumerator kSCTIMER_Event8Flag
         Event 8 Flag
     enumerator kSCTIMER Event9Flag
         Event 9 Flag
     enumerator kSCTIMER Event10Flag
         Event 10 Flag
     enumerator kSCTIMER_Event11Flag
         Event 11 Flag
     enumerator kSCTIMER Event12Flag
         Event 12 Flag
     enumerator kSCTIMER BusErrorLFlag
         Bus error due to write when L counter was not halted
     enumerator kSCTIMER BusErrorHFlag
         Bus error due to write when H counter was not halted
typedef enum_sctimer_pwm_mode sctimer_pwm_mode_t
     SCTimer PWM operation modes.
typedef enum _sctimer_counter sctimer_counter_t
     SCTimer counters type.
typedef enum_sctimer_input sctimer input t
     List of SCTimer input pins.
typedef enum _sctimer_out sctimer out t
     List of SCTimer output pins.
typedef enum_sctimer_pwm_level_select sctimer_pwm_level_select_t
     SCTimer PWM output pulse mode: high-true, low-true or no output.
typedef struct _sctimer_pwm_signal_param sctimer_pwm_signal_param_t
     Options to configure a SCTimer PWM signal.
typedef enum_sctimer_clock_mode sctimer_clock_mode_t
     SCTimer clock mode options.
typedef enum _sctimer_clock_select sctimer_clock_select_t
     SCTimer clock select options.
typedef enum_sctimer_conflict_resolution sctimer_conflict_resolution_t
     SCTimer output conflict resolution options.
     Specifies what action should be taken if multiple events dictate that a given output should
     be both set and cleared at the same time
typedef enum\_sctimer\_event\_active\_direction \ {\rm sctimer\_event\_active\_direction\_t}
     List of SCTimer event generation active direction when the counters are operating in BIDIR
     mode.
typedef enum _sctimer_event sctimer event t
     List of SCTimer event types.
typedef void (*sctimer event callback t)(void)
     SCTimer callback typedef.
```

typedef enum_sctimer_interrupt_enable sctimer_interrupt_enable_t List of SCTimer interrupts.

typedef enum _*sctimer_status_flags* sctimer_status_flags_t List of SCTimer flags.

typedef struct_sctimer_config sctimer_config_t

SCTimer configuration structure.

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the SCTMR_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

 $\mathrm{SCT_EV_STATE_STATEMSKn}(x)$

 $struct_sctimer_pwm_signal_param$

#include <fsl_sctimer.h> Options to configure a SCTimer PWM signal.

Public Members

sctimer_out_t output

The output pin to use to generate the PWM signal

sctimer_pwm_level_select_t level

PWM output active level select.

 $uint8_t~{\rm dutyCyclePercent}$

PWM pulse width, value should be between 0 to 100 0 = always inactive signal (0% duty cycle) 100 = always active signal (100% duty cycle).

struct __sctimer_config

#include <fsl_sctimer.h> SCTimer configuration structure.

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the SCTMR_GetDefaultConfig() function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

Public Members

 $bool \ {\rm enable} Counter {\rm Unify}$

true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters. User can use the 16-bit low counter and the 16-bit high counters at the same time; for Hardware limit, user can not use unified 32-bit counter and any 16-bit low/high counter at the same time.

 $\textit{sctimer_clock_mode_t} \ \mathrm{clockMode}$

SCT clock mode value

 $sctimer_clock_select_t \ {\rm clockSelect}$

SCT clock select value

 $bool \ {\rm enableBidirection_l}$

true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter

bool enableBidirection_h

true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter. This field is used only if the enableCounterUnify is set to false

 $uint8_t \; \mathrm{prescale_l}$

Prescale value to produce the L or unified counter clock

 $uint8_t \, prescale_h$

Prescale value to produce the H counter clock. This field is used only if the enable-CounterUnify is set to false

 $uint8_t \; {\rm outInitState}$

Defines the initial output value

 $uint8_t \ {\rm input sync}$

SCT INSYNC value, INSYNC field in the CONFIG register, from bit9 to bit 16. it is used to define synchronization for input N: bit 9 = input 0 bit 10 = input 1 bit 11 = input 2 bit 12 = input 3 All other bits are reserved (bit13 ~bit 16). How User to set the the value for the member inputsync. IE: delay for input0, and input 1, bypasses for input 2 and input 3 MACRO definition in user level. #define INPUTSYNC0 (0U) #define INPUTSYNC1 (1U) #define INPUTSYNC2 (2U) #define INPUTSYNC3 (3U) User Code. sctimerInfo.inputsync = (1 « INPUTSYNC2) | (1 « INPUTSYNC3);

2.23 SPI: Serial Peripheral Interface Driver

2.24 SPI Driver

void SPI_MasterGetDefaultConfig(spi_master_config_t *config)

Sets the SPI master configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in SPI_MasterInit(). User may use the initialized structure unchanged in SPI_MasterInit(), or modify some fields of the structure before calling SPI_MasterInit(). After calling this API, the master is ready to transfer. Example:

spi_master_config_t config; SPI_MasterGetDefaultConfig(&config);

Parameters

• config – pointer to master config structure

status_t SPI_MasterInit(SPI_Type *base, const *spi_master_config_t* *config, uint32_t srcClock_Hz) Initializes the SPI with master configuration.

The configuration structure can be filled by user from scratch, or be set with default values by SPI_MasterGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
spi_master_config_t config = {
.baudRate_Bps = 500000,
...
};
SPI_MasterInit(SPI0, &config);
```

Parameters

• base – SPI base pointer

- config pointer to master configuration structure
- srcClock_Hz Source clock frequency.

void SPI_SlaveGetDefaultConfig(spi_slave_config_t *config)

Sets the SPI slave configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in SPI_SlaveInit(). Modify some fields of the structure before calling SPI_SlaveInit(). Example:

spi_slave_config_t config;

 $SPI_SlaveGetDefaultConfig(\&config);$

Parameters

• config – pointer to slave configuration structure

status_t SPI_SlaveInit(SPI_Type *base, const spi_slave_config_t *config)

Initializes the SPI with slave configuration.

The configuration structure can be filled by user from scratch or be set with default values by SPI_SlaveGetDefaultConfig(). After calling this API, the slave is ready to transfer. Example

```
spi_slave_config_t config = {
.polarity = kSPI_ClockPolarityActiveHigh;
.phase = kSPI_ClockPhaseFirstEdge;
.direction = kSPI_MsbFirst;
...
};
SPI_SlaveInit(SPI0, &config);
```

Parameters

• base – SPI base pointer

• config – pointer to slave configuration structure

void SPI_Deinit(SPI_Type *base)

De-initializes the SPI.

Calling this API resets the SPI module, gates the SPI clock. Disable the fifo if enabled. The SPI module can't work unless calling the SPI_MasterInit/SPI_SlaveInit to initialize module.

Parameters

• base – SPI base pointer

static inline void SPI_Enable(SPI_Type *base, bool enable)

Enable or disable the SPI Master or Slave.

Parameters

- base SPI base pointer
- enable or disable (true = enable, false = disable)

static inline uint32_t SPI_GetStatusFlags(SPI_Type *base)

Gets the status flag.

Parameters

• base – SPI base pointer

Returns

SPI Status, use status flag to AND _spi_status_flags could get the related status.

static inline void SPI_ClearStatusFlags(SPI_Type *base, uint32_t mask)

Clear the status flag.

Parameters

- base SPI base pointer
- mask SPI Status, use status flag to AND _spi_status_flags could get the related status.

static inline void SPI_EnableInterrupts(SPI_Type *base, uint32_t irqs)

Enables the interrupt for the SPI.

Parameters

- base SPI base pointer
- irqs SPI interrupt source. The parameter can be any combination of the following values:
 - kSPI_RxReadyInterruptEnable
 - kSPI_TxReadyInterruptEnable

static inline void SPI_DisableInterrupts(SPI_Type *base, uint32_t irqs)

Disables the interrupt for the SPI.

Parameters

- base SPI base pointer
- irqs SPI interrupt source. The parameter can be any combination of the following values:
 - kSPI_RxReadyInterruptEnable
 - kSPI_TxReadyInterruptEnable

static inline bool SPI_IsMaster(SPI_Type *base)

Returns whether the SPI module is in master mode.

Parameters

• base – SPI peripheral address.

Returns

Returns true if the module is in master mode or false if the module is in slave mode.

status_t SPI_MasterSetBaudRate(SPI_Type *base, uint32_t baudrate_Bps, uint32_t srcClock_Hz)
Sets the baud rate for SPI transfer. This is only used in master.

Parameters

- base SPI base pointer
- baudrate_Bps baud rate needed in Hz.
- ${\rm srcClock_Hz}$ SPI source clock frequency in Hz.

static inline void SPI_WriteData(SPI_Type *base, uint16_t data)

Writes a data into the SPI data register directly.

- base SPI base pointer
- $\mathrm{data}-needs$ to be write.

static inline void SPI_WriteConfigFlags(SPI_Type *base, uint32_t configFlags) Writes a data into the SPI TXCTL register directly.

Parameters

- base SPI base pointer
- configFlags control command needs to be written.

void SPI_WriteDataWithConfigFlags(SPI_Type *base, uint16_t data, uint32_t configFlags) Writes a data control info and data into the SPI TX register directly.

Parameters

- base SPI base pointer
- data value needs to be written.
- configFlags control command needs to be written.

static inline uint32_t SPI_ReadData(SPI_Type *base)

Gets a data from the SPI data register.

Parameters

• base – SPI base pointer

Returns

Data in the register.

void SPI_SetTransferDelay(SPI_Type *base, const spi_delay_config_t *config)

Set delay time for transfer. the delay uint is SPI clock time, maximum value is 0xF.

Parameters

• base – SPI base pointer

• config – configuration for delay option spi_delay_config_t.

void SPI_SetDummyData(SPI_Type *base, uint16_t dummyData)

Set up the dummy data. This API can change the default data to be transferred when users set the tx buffer to NULL.

Parameters

- base SPI peripheral address.
- dummyData Data to be transferred when tx buffer is NULL.

status_t SPI_MasterTransferBlocking(SPI_Type *base, spi_transfer_t *xfer)

Transfers a block of data using a polling method.

Parameters

- base SPI base pointer
- xfer pointer to spi_xfer_config_t structure

Return values

- + ${\rm kStatus_Success}$ Successfully start a transfer.
- kStatus_InvalidArgument Input argument is invalid.
- + $\rm kStatus_SPI_Timeout$ The transfer timed out and was aborted.

 Initializes the SPI master handle.

This function initializes the SPI master handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

Parameters

- base SPI peripheral base address.
- handle SPI handle pointer.
- callback Callback function.
- userData User data.

Performs a non-blocking SPI interrupt transfer.

Parameters

- base SPI peripheral base address.
- + $handle pointer to spi_master_handle_t structure which stores the transfer state$
- xfer pointer to spi_xfer_config_t structure

Return values

- kStatus_Success Successfully start a transfer.
- kStatus_InvalidArgument Input argument is invalid.
- kStatus_SPI_Busy SPI is not idle, is running another transfer.

Gets the master transfer count.

This function gets the master transfer count.

Parameters

- base SPI peripheral base address.
- $\bullet \ {\rm handle} Pointer to the spi_master_handle_t structure which stores the transfer state.$
- count The number of bytes transferred by using the non-blocking transaction.

Returns

status of status_t.

void SPI_MasterTransferAbort(SPI_Type *base, spi_master_handle_t *handle)

SPI master aborts a transfer using an interrupt.

This function aborts a transfer using an interrupt.

- base SPI peripheral base address.
- $\bullet \ {\rm handle} Pointer to the spi_master_handle_t structure which stores the transfer state.$

void SPI_MasterTransferHandleIRQ(SPI_Type *base, *spi_master_handle_t* *handle) Interrupts the handler for the SPI.

Parameters

- base SPI peripheral base address.
- handle pointer to spi_master_handle_t structure which stores the transfer state.

status_t SPI_SlaveTransferCreateHandle(SPI_Type *base, spi_slave_handle_t *handle,

spi_slave_callback_t callback, void *userData)

Initializes the SPI slave handle.

This function initializes the SPI slave handle which can be used for other SPI slave transactional APIs. Usually, for a specified SPI instance, call this API once to get the initialized handle.

Parameters

- base SPI peripheral base address.
- handle SPI handle pointer.
- callback Callback function.
- userData User data.

 $status_t \ {\rm SPI_SlaveTransferNonBlocking} ({\rm SPI_Type}\ * base, \ spi_slave_handle_t\ * handle, \ status_t \ {\rm SPI_Slave_handle_t\ * handle, \ tandle, \ tandle,$

spi_transfer_t *xfer)

Performs a non-blocking SPI slave interrupt transfer.

Note: The API returns immediately after the transfer initialization is finished.

Parameters

- base SPI peripheral base address.
- + $handle pointer to spi_master_handle_t structure which stores the transfer state$
- xfer pointer to spi_xfer_config_t structure

Return values

- kStatus_Success Successfully start a transfer.
- kStatus_InvalidArgument Input argument is invalid.
- kStatus_SPI_Busy SPI is not idle, is running another transfer.

Gets the slave transfer count.

This function gets the slave transfer count.

- base SPI peripheral base address.
- ${\rm handle}$ Pointer to the spi_master_handle_t structure which stores the transfer state.
- count The number of bytes transferred by using the non-blocking transaction.

Returns

status of status_t.

static inline void SPI_SlaveTransferAbort(SPI_Type *base, spi_slave_handle_t *handle)
SPI slave aborts a transfer using an interrupt.

This function aborts a transfer using an interrupt.

Parameters

- base SPI peripheral base address.
- handle Pointer to the spi_slave_handle_t structure which stores the transfer state.

void SPI_SlaveTransferHandleIRQ(SPI_Type *base, *spi_slave_handle_t* *handle) Interrupts a handler for the SPI slave.

Parameters

- base SPI peripheral base address.
- ${\rm handle}$ pointer to spi_slave_handle_t structure which stores the transfer state

FSL_SPI_DRIVER_VERSION

SPI driver version.

 $enum_{\rm spi}_{\rm xfer}_{\rm option}$

SPI transfer option.

Values:

enumerator kSPI_EndOfFrame

Add delay at the end of each frame(the last clk edge).

 $enumerator \ \mathrm{kSPI}_\mathrm{EndOfTransfer}$

Re-assert the CS signal after transfer finishes to deselect slave.

enumerator kSPI_ReceiveIgnore

Ignore the receive data.

 $enum_{\rm spi_shift_direction}$

SPI data shifter direction options.

Values:

enumerator kSPI_MsbFirst

Data transfers start with most significant bit.

enumerator kSPI_LsbFirst

Data transfers start with least significant bit.

$enum_{\rm spi_clock_polarity}$

SPI clock polarity configuration.

Values:

enumerator kSPI_ClockPolarityActiveHigh Active-high SPI clock (idles low).

enumerator kSPI_ClockPolarityActiveLow Active-low SPI clock (idles high).

enum _spi_clock_phase SPI clock phase configuration.
Values:
enumerator kSPI_ClockPhaseFirstEdge First edge on SCK occurs at the middle of the first cycle of a data transfer.
enumerator kSPI_ClockPhaseSecondEdge
First edge on SCK occurs at the start of the first cycle of a data transfer.
enum _spi_ssel
Slave select.
Values:
enumerator kSPI_Ssel0Assert
Slave select 0
enumerator kSPI_SselDeAssertAll
enum _spi_spol
ssel polarity
Values:
enumerator kSPI_Spol0ActiveHigh
enumerator kSPI_Spol1ActiveHigh
$enumerator \ kSPI_Spol2ActiveHigh$
enumerator kSPI_Spol3ActiveHigh
$enumerator \ \mathrm{kSPI}_\mathrm{SpolActiveAllHigh}$
enumerator kSPI_SpolActiveAllLow
enum_spi_data_width
Transfer data width.
Values:
enumerator kSPI_Data4Bits
4 bits data width
enumerator kSPI_Data5Bits 5 bits data width
enumerator kSPI_Data6Bits
6 bits data width
enumerator kSPI_Data7Bits 7 bits data width
enumerator kSPI_Data8Bits 8 bits data width
enumerator kSPI_Data9Bits
9 bits data width
enumerator kSPI_Data10Bits
10 bits data width

enumerator kSPI Data11Bits 11 bits data width enumerator kSPI Data12Bits 12 bits data width enumerator kSPI Data13Bits 13 bits data width enumerator kSPI Data14Bits 14 bits data width enumerator kSPI Data15Bits 15 bits data width enumerator kSPI Data16Bits 16 bits data width SPI transfer status. Values: enumerator kStatus_SPI_Busy SPI bus is busy enumerator kStatus SPI Idle SPI is idle enumerator kStatus SPI Error SPI error enumerator kStatus_SPI_BaudrateNotSupport Baudrate is not support in current clock source enumerator kStatus_SPI_Timeout SPI Timeout polling status flags. enum spi interrupt enable SPI interrupt sources. Values: enumerator kSPI RxReadyInterruptEnable Rx ready interrupt enumerator kSPI TxReadyInterruptEnable Tx ready interrupt enumerator kSPI RxOverrunInterruptEnable Rx overrun interrupt enumerator kSPI_TxUnderrunInterruptEnable Tx underrun interrupt enumerator kSPI SlaveSelectAssertInterruptEnable Slave select assert interrupt enumerator kSPI SlaveSelectDeassertInterruptEnable Slave select deassert interrupt enumerator kSPI AllInterruptEnable

enum __spi__status__flags SPI status flags. Values: enumerator kSPI RxReadyFlag Receive ready flag. enumerator kSPI TxReadyFlag Transmit ready flag. enumerator kSPI RxOverrunFlag Receive overrun flag. enumerator kSPI_TxUnderrunFlag Transmit underrun flag. enumerator kSPI SlaveSelectAssertFlag Slave select assert flag. enumerator kSPI SlaveSelectDeassertFlag slave select deassert flag. enumerator kSPI_StallFlag Stall flag. enumerator kSPI_EndTransferFlag End transfer bit. enumerator kSPI MasterIdleFlag Master in idle status flag. typedef enum_spi_shift_direction spi_shift_direction_t SPI data shifter direction options. typedef enum _spi_clock_polarity spi_clock_polarity_t SPI clock polarity configuration. typedef enum _spi_clock_phase spi_clock_phase t SPI clock phase configuration. typedef enum $_spi_ssel_t$ spi $_ssel_t$ Slave select. typedef enum _spi_spol_spi_spol_t ssel polarity typedef enum _spi_data_width spi_data_width_t Transfer data width. typedef struct_spi_delay_config spi_delay_config_t SPI delay time configure structure. typedef struct_spi_master_config spi_master_config_t SPI master user configure structure. typedef struct _spi_slave_config spi_slave_config_t SPI slave user configure structure. typedef struct _spi_transfer spi_transfer_t SPI transfer structure.

typedef struct_ <i>spi_master_handle</i> spi_master_handle_t Master handle type.
typedef <i>spi_master_handle_t</i> spi_slave_handle_t Slave handle type.
typedef void (*spi_master_callback_t)(SPI_Type *base, <i>spi_master_handle_t</i> *handle, <i>status_t</i> status, void *userData)
SPI master callback for finished transmit.
typedef void (*spi_slave_callback_t)(SPI_Type *base, <i>spi_slave_handle_t</i> *handle, <i>status_t</i> status, void *userData)
SPI slave callback for finished transmit.
volatile uint16_t s_dummyData[]
uint32_t SPIGetInstance(SPI_Type *base) Returns instance number for SPI peripheral base address.
SPI_DUMMYDATA
SPI dummy transfer data, the data is sent while txBuff is NULL.
FSL_SDK_ENABLE_SPI_DRIVER_TRANSACTIONAL_APIS
SPI_RETRY_TIMES Retry times for waiting flag.
<pre>struct _spi_delay_config #include <fsl_spi.h> SPI delay time configure structure.</fsl_spi.h></pre>
Public Members
uint8_t preDelay Delay between SSEL assertion and the beginning of transfer.
uint8_t $postDelay$ Delay between the end of transfer and SSEL deassertion.
uint8_t frameDelay Delay between frame to frame.
uint8_t transferDelay Delay between transfer to transfer.
<pre>struct _spi_master_config #include <fsl_spi.h> SPI master user configure structure.</fsl_spi.h></pre>
Public Members
bool enableLoopback

Enable loopback for test purpose

bool enableMaster Enable SPI at initialization time

uint32_t baudRate_Bps Baud Rate for SPI in Hz

spi_clock_polarity_t clockPolarity
Clock polarity

spi_clock_phase_t clockPhase Clock phase spi_shift_direction_t direction MSB or LSB uint8 t dataWidth Width of the data spi_ssel_t sselNumber Slave select number spi_spol_t sselPolarity Configure active CS polarity spi_delay_config_t delayConfig Configure for delay time. struct _spi_slave_config *#include <fsl_spi.h>* SPI slave user configure structure. **Public Members** bool enableSlave Enable SPI at initialization time spi_clock_polarity_t clockPolarity Clock polarity spi_clock_phase_t clockPhase Clock phase

spi_shift_direction_t direction
 MSB or LSB

uint8_t dataWidth Width of the data

spi_spol_t sselPolarity
Configure active CS polarity

struct __spi_transfer
#include <fsl_spi.h> SPI transfer structure.

Public Members

const uint8_t *txData Send buffer uint8_t *rxData Receive buffer size_t dataSize Transfer bytes uint32_t configFlags Additional option to control transfer _spi_xfer_option.

struct _spi_master_handle
 #include <fsl_spi.h> SPI transfer handle structure.

Public Members

const uint8 t *volatile txData Transfer buffer uint8 t *volatile rxData Receive buffer $volatile\ size_t\ \mathrm{txRemainingBytes}$ Number of data to be transmitted [in bytes] volatile size_t rxRemainingBytes Number of data to be received [in bytes] size_t totalByteCount A number of transfer bytes volatile uint32_t state SPI internal state spi_master_callback_t callback SPI callback void *userData Callback parameter uint8 t dataWidth Width of the data [Valid values: 1 to 16] $uint32_t$ lastCommand Last command for transfer.

2.25 SWM: Switch Matrix Module

enum _swm_port_pin_type_t SWM port_pin number. Values: enumerator kSWM PortPin P0 0 port_pin number P0_0. enumerator kSWM PortPin P0 1 port_pin number P0_1. enumerator kSWM_PortPin_P0_2 port_pin number P0_2. enumerator kSWM PortPin P0 3 port_pin number P0_3. enumerator kSWM PortPin P0 4 port_pin number P0_4. enumerator kSWM PortPin P0 5 port_pin number P0_5. enumerator kSWM_PortPin_P0_6 port_pin number P0_6.

enumerator kSWM_PortPin_P0_7 port_pin number P0_7. enumerator kSWM_PortPin_P0_8 port_pin number P0_8. enumerator kSWM_PortPin_P0_9 port_pin number P0_9. enumerator kSWM_PortPin_P0_10 port_pin number P0_10. enumerator kSWM PortPin P0 11 port_pin number P0_11. enumerator kSWM PortPin P0 12 port_pin number P0_12. enumerator kSWM_PortPin_P0_13 port_pin number P0_13. enumerator kSWM_PortPin_P0_14 port_pin number P0_14. enumerator kSWM_PortPin_P0_15 port_pin number P0_15. enumerator kSWM_PortPin_P0_16 port_pin number P0_16. enumerator kSWM_PortPin_P0_17 port_pin number P0_17. enumerator kSWM PortPin P0 18 port_pin number P0_18. enumerator kSWM PortPin P0 19 port_pin number P0_19. enumerator kSWM_PortPin_P0_20 port_pin number P0_20. enumerator kSWM PortPin P0 21 port_pin number P0_21. enumerator kSWM_PortPin_P0_22 port_pin number P0_22. enumerator kSWM_PortPin_P0_23 port_pin number P0_23. enumerator kSWM_PortPin_P0_24 port_pin number P0_24. enumerator kSWM PortPin P0 25 port_pin number P0_25. enumerator kSWM PortPin P0 26 port_pin number P0_26. enumerator kSWM_PortPin_P0_27

port_pin number P0_27.
enumerator kSWM PortPin P0 28 port_pin number P0_28. enumerator kSWM_PortPin_Reset port_pin reset number. $enum_swm_select_movable_t$ SWM movable selection. Values: enumerator kSWM_USART0_TXD Movable function as USART0_TXD. enumerator kSWM USART0 RXD Movable function as USART0_RXD. enumerator kSWM USART0 RTS Movable function as USART0_RTS. enumerator kSWM USART0 CTS Movable function as USART0_CTS. enumerator kSWM USART0 SCLK Movable function as USART0_SCLK. enumerator kSWM USART1 TXD Movable function as USART1_TXD. enumerator kSWM USART1 RXD Movable function as USART1_RXD. enumerator kSWM USART1 RTS Movable function as USART1_RTS. enumerator kSWM USART1 CTS Movable function as USART1_CTS. enumerator kSWM USART1 SCLK Movable function as USART1_SCLK. enumerator kSWM USART2 TXD Movable function as USART2_TXD. enumerator kSWM USART2 RXD Movable function as USART2_RXD. enumerator kSWM USART2 RTS Movable function as USART2_RTS. enumerator kSWM USART2 CTS Movable function as USART2_CTS. enumerator kSWM USART2 SCLK Movable function as USART2_SCLK. enumerator kSWM SPI0 SCK Movable function as SPI0_SCK. enumerator kSWM SPI0 MOSI Movable function as SPI0_MOSI.

enumerator kSWM_SPI0_MISO Movable function as SPI0_MISO. enumerator kSWM_SPI0_SSEL0 Movable function as SPI0_SSEL0. enumerator kSWM_SPI0_SSEL1 Movable function as SPI0 SSEL1. enumerator kSWM SPI0 SSEL2 Movable function as SPI0 SSEL2. enumerator kSWM SPI0 SSEL3 Movable function as SPI0_SSEL3. enumerator kSWM SPI1 SCK Movable function as SPI1_SCK. enumerator kSWM_SPI1_MOSI Movable function as SPI1_MOSI. enumerator kSWM SPI1 MISO Movable function as SPI1 MISO. enumerator kSWM_SPI1_SSEL0 Movable function as SPI1 SSEL0. enumerator kSWM_SPI1_SSEL1 Movable function as SPI1 SSEL1. enumerator kSWM_SCT PIN0 Movable function as SCT_PIN0. enumerator kSWM SCT PIN1 Movable function as SCT_PIN1. enumerator kSWM SCT PIN2 Movable function as SCT_PIN2. enumerator kSWM_SCT_PIN3 Movable function as SCT_PIN3. enumerator kSWM SCT OUT0 Movable function as SCT_OUT0. enumerator kSWM_SCT_OUT1 Movable function as SCT OUT1. enumerator kSWM_SCT_OUT2 Movable function as SCT OUT2. enumerator kSWM_SCT_OUT3 Movable function as SCT_OUT3. enumerator kSWM SCT OUT4 Movable function as SCT_OUT4. enumerator kSWM SCT OUT5 Movable function as SCT_OUT5. enumerator kSWM I2C1 SDA Movable function as I2C1_SDA.

enumerator kSWM_I2C1_SCL Movable function as I2C1_SCL. enumerator kSWM_I2C2_SDA Movable function as I2C2_SDA. enumerator kSWM_I2C2_SCL Movable function as I2C2 SCL. enumerator kSWM I2C3 SDA Movable function as I2C3 SDA. enumerator kSWM I2C3 SCL Movable function as I2C3_SCL. enumerator kSWM ADC PINTRIG0 Movable function as PINTRIGO. enumerator kSWM_ADC_PINTRIG1 Movable function as PINTRIG1. enumerator kSWM ACMP OUT Movable function as ACMP OUT. enumerator kSWM_CLKOUT Movable function as CLKOUT. enumerator kSWM_GPIO_INT_BMAT Movable function as GPIO INT BMAT. enumerator kSWM_MOVABLE_NUM_FUNCS Movable function number. enum swm select fixed pin t SWM fixed pin selection. Values: enumerator kSWM ACMP INPUT1 Fixed-pin function as ACMP_INPUT1. enumerator kSWM ACMP INPUT2 Fixed-pin function as ACMP_INPUT2. enumerator kSWM ACMP INPUT3 Fixed-pin function as ACMP_INPUT3. enumerator kSWM ACMP INPUT4 Fixed-pin function as ACMP_INPUT4. enumerator kSWM SWCLK Fixed-pin function as SWCLK. enumerator kSWM SWDIO Fixed-pin function as SWDIO. enumerator kSWM XTALIN Fixed-pin function as XTALIN. enumerator kSWM XTALOUT Fixed-pin function as XTALOUT.

enumerator kSWM_RESETN Fixed-pin function as RESETN. enumerator kSWM_CLKIN Fixed-pin function as CLKIN. enumerator kSWM_VDDCMP Fixed-pin function as VDDCMP. enumerator kSWM I2C0 SDA Fixed-pin function as I2C0_SDA. enumerator kSWM I2C0 SCL Fixed-pin function as I2C0_SCL. enumerator kSWM ADC CHN0 Fixed-pin function as ADC_CHN0. enumerator kSWM ADC CHN1 Fixed-pin function as ADC_CHN1. enumerator kSWM ADC CHN2 Fixed-pin function as ADC CHN2. enumerator kSWM_ADC_CHN3 Fixed-pin function as ADC_CHN3. enumerator kSWM ADC CHN4 Fixed-pin function as ADC_CHN4. enumerator kSWM_ADC_CHN5 Fixed-pin function as ADC_CHN5. enumerator kSWM ADC CHN6 Fixed-pin function as ADC_CHN6. enumerator kSWM ADC CHN7 Fixed-pin function as ADC_CHN7. enumerator kSWM_ADC_CHN8 Fixed-pin function as ADC_CHN8. enumerator kSWM ADC CHN9 Fixed-pin function as ADC_CHN9. enumerator kSWM_ADC_CHN10 Fixed-pin function as ADC CHN10. enumerator kSWM_ADC_CHN11 Fixed-pin function as ADC CHN11. enumerator kSWM_FIXEDPIN_NUM_FUNCS Fixed-pin function number. typedef enum _swm_port_pin_type_t swm_port_pin_type_t SWM port_pin number. typedef enum_swm_select_movable_t swm_select_movable_t SWM movable selection. typedef enum _*swm_select_fixed_pin_t* swm_select_fixed_pin_t SWM fixed pin selection.

${\rm FSL_SWM_DRIVER_VERSION}$

LPC SWM driver version.

void SWM_SetMovablePinSelect(SWM_Type *base, swm_select_movable_t func,

swm_port_pin_type_t swm_port_pin)

Assignment of digital peripheral functions to pins.

This function will selects a pin (designated by its GPIO port and bit numbers) to a function.

Parameters

- base SWM peripheral base address.
- func any function name that is movable.
- swm_port_pin any pin which has a GPIO port number and bit number.

void SWM_SetFixedPinSelect(SWM_Type *base, swm_select_fixed_pin_t func, bool enable)
Enable the fixed-pin function.

This function will enables a fixed-pin function in PINENABLE0 or PINENABLE1.

Parameters

- base SWM peripheral base address.
- func any function name that is fixed pin.
- $\bullet \ {\rm enable} enable \ or \ disable.$

2.26 SYSCON: System Configuration

 $enum_syscon_connection_t$

SYSCON connections type.

Values:

enumerator kSYSCON_GpioPort0Pin0ToPintsel Pin Interrupt.

enumerator kSYSCON_GpioPort0Pin1ToPintsel

enumerator kSYSCON_GpioPort0Pin2ToPintsel

enumerator kSYSCON_GpioPort0Pin3ToPintsel

enumerator kSYSCON_GpioPort0Pin4ToPintsel

enumerator kSYSCON_GpioPort0Pin5ToPintsel

 $enumerator \ k SYSCON_GpioPort0Pin6ToPintsel$

enumerator kSYSCON_GpioPort0Pin7ToPintsel

enumerator kSYSCON_GpioPort0Pin8ToPintsel

enumerator kSYSCON GpioPort0Pin9ToPintsel

enumerator kSYSCON_GpioPort0Pin10ToPintsel

enumerator kSYSCON_GpioPort0Pin11ToPintsel

enumerator kSYSCON_GpioPort0Pin12ToPintsel

enumerator kSYSCON_GpioPort0Pin13ToPintsel enumerator kSYSCON_GpioPort0Pin14ToPintsel enumerator kSYSCON_GpioPort0Pin15ToPintsel enumerator kSYSCON_GpioPort0Pin16ToPintsel enumerator kSYSCON_GpioPort0Pin17ToPintsel enumerator kSYSCON_GpioPort0Pin18ToPintsel enumerator kSYSCON GpioPort0Pin19ToPintsel enumerator kSYSCON GpioPort0Pin20ToPintsel enumerator kSYSCON_GpioPort0Pin21ToPintsel enumerator kSYSCON_GpioPort0Pin22ToPintsel enumerator kSYSCON_GpioPort0Pin23ToPintsel enumerator kSYSCON_GpioPort0Pin24ToPintsel enumerator kSYSCON_GpioPort0Pin25ToPintsel enumerator kSYSCON_GpioPort0Pin26ToPintsel enumerator kSYSCON_GpioPort0Pin27ToPintsel enumerator kSYSCON_GpioPort0Pin28ToPintsel typedef enum _syscon_connection_t syscon_connection_t SYSCON connections type.

PINTSEL_ID

Periphinmux IDs.

SYSCON_SHIFT

FSL_SYSON_DRIVER_VERSION

Group syscon driver version for SDK.

Version 2.0.1.

void SYSCON_AttachSignal(SYSCON_Type *base, uint32_t index, syscon_connection_t connection)

Attaches a signal.

This function gates the SYSCON clock.

Parameters

- base Base address of the SYSCON peripheral.
- index Destination peripheral to attach the signal to.
- connection Selects connection.

Return values

None. –

2.27 USART: Universal Asynchronous Receiver/Transmitter Driver

2.28 USART DMA Driver

Initializes the USART handle which is used in transactional functions.

Parameters

- base USART peripheral base address.
- handle Pointer to usart_dma_handle_t structure.
- callback Callback function.
- userData User data.
- + ${\rm txDmaHandle}$ User-requested DMA handle for TX DMA transfer.
- rxDmaHandle User-requested DMA handle for RX DMA transfer.

Sends data using DMA.

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART DMA transfer structure. See usart_transfer_t.

Return values

- kStatus_Success if succeed, others failed.
- kStatus_USART_TxBusy Previous transfer on going.
- kStatus_InvalidArgument Invalid argument.

Receives data using DMA.

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

- base USART peripheral base address.
- handle Pointer to usart_dma_handle_t structure.
- xfer USART DMA transfer structure. See usart_transfer_t.

Return values

- kStatus_Success if succeed, others failed.
- kStatus_USART_RxBusy Previous transfer on going.

• kStatus_InvalidArgument – Invalid argument.

void USART_TransferAbortSendDMA(USART_Type *base, *usart_dma_handle_t* *handle) Aborts the sent data using DMA.

This function aborts send data using DMA.

Parameters

- base USART peripheral base address
- handle Pointer to usart_dma_handle_t structure

void USART_TransferAbortReceiveDMA(USART_Type *base, *usart_dma_handle_t* *handle) Aborts the received data using DMA.

This function aborts the received data using DMA.

Parameters

- base USART peripheral base address
- handle Pointer to usart_dma_handle_t structure

Get the number of bytes that have been received.

This function gets the number of bytes that have been received.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Receive bytes count.

Return values

- kStatus_NoTransferInProgress No receive in progress.
- kStatus_InvalidArgument Parameter is invalid.
- kStatus_Success Get successfully through the parameter count;

Get the number of bytes that have been sent.

This function gets the number of bytes that have been sent.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Sent bytes count.

Return values

- $\bullet~{\rm kStatus_NoTransferInProgress}$ No receive in progress.
- kStatus_InvalidArgument Parameter is invalid.
- kStatus_Success Get successfully through the parameter count;

FSL_USART_DMA_DRIVER_VERSION

USART dma driver version.

 $typedef \ struct_usart_dma_handle \ usart_dma_handle_t$

typedef void (*usart_dma_transfer_callback_t)(USART_Type *base, *usart_dma_handle_t* *handle, *status_t* status, void *userData)

UART transfer callback function.

struct __usart_dma_handle
 #include <fsl_usart_dma.h> UART DMA handle.

Public Members

USART_Type *base UART peripheral base address.

usart_dma_transfer_callback_t callback Callback function.

- void *userData UART callback function parameter.
- size_t rxDataSizeAll Size of the data to receive.
- size_t txDataSizeAll Size of the data to send out.

dma_handle_t *txDmaHandle The DMA TX channel used.

dma_handle_t *rxDmaHandle The DMA RX channel used.

volatile uint8_t txState TX transfer state.

volatile uint8_t rxState RX transfer state

2.29 USART Driver

uint32_t USART_GetInstance(USART_Type *base)

Returns instance number for USART peripheral base address.

status_t USART_Init(USART_Type *base, const *usart_config_t* *config, uint32_t srcClock_Hz) Initializes a USART instance with user configuration structure and peripheral clock.

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the USART_GetDefaultConfig() function. Example below shows how to use this API to configure USART.

usart_config_t usartConfig; usartConfig.baudRate_Bps = 115200U; usartConfig.parityMode = kUSART_ParityDisabled; usartConfig.stopBitCount = kUSART_OneStopBit; USART_Init(USART1, &usartConfig, 20000000U);

Parameters

• base – USART peripheral base address.

- config Pointer to user-defined configuration structure.
- srcClock_Hz USART clock source frequency in HZ.

Return values

- kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source.
- + ${\rm kStatus_InvalidArgument}$ USART base address is not valid
- kStatus_Success Status USART initialize succeed

void USART_Deinit(USART_Type *base)

Deinitializes a USART instance.

This function waits for TX complete, disables the USART clock.

This function waits for TX complete, disables TX and RX, and disables the USART clock.

Parameters

- base USART peripheral base address.
- base USART peripheral base address.

void USART_GetDefaultConfig(usart_config_t *config)

Gets the default configuration structure.

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate_Bps = 9600U; usartConfig->parityMode = kUSART_ParityDisabled; usartConfig->stopBitCount = kUSART_OneStopBit; usartConfig->bitCountPerChar = kUSART_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false; ...

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate_Bps = 115200U; usartConfig->parityMode = kUSART_ParityDisabled; usartConfig->stopBitCount = kUSART_OneStopBit; usartConfig->bitCountPerChar = kUSART_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;

Parameters

- config Pointer to configuration structure.
- config Pointer to configuration structure.

status_t USART_SetBaudRate(USART_Type *base, uint32_t baudrate_Bps, uint32_t srcClock_Hz) Sets the USART instance baud rate.

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART_Init.

USART_SetBaudRate(USART1, 115200U, 2000000U);

Parameters

- base USART peripheral base address.
- baudrate_Bps USART baudrate to be set.
- srcClock_Hz USART clock source frequency in HZ.

Return values

- kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus_Success Set baudrate succeed.
- kStatus_InvalidArgument One or more arguments are invalid.

static inline uint32_t USART_GetStatusFlags(USART_Type *base)

Get USART status flags.

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators _usart_flags. To check a specific status, compare the return value with enumerators in _usart_flags. For example, to check whether the RX is ready:

```
if (kUSART_RxReady & USART_GetStatusFlags(USART1)) {
    ...
}
```

Parameters

• base – USART peripheral base address.

Returns

USART status flags which are ORed by the enumerators in the _usart_flags.

static inline void USART_ClearStatusFlags(USART_Type *base, uint32_t mask)

Clear USART status flags.

This function clear supported USART status flags For example:

 $USART_ClearStatusFlags(USART1, kUSART_HardwareOverrunFlag)$

Parameters

- base USART peripheral base address.
- mask status flags to be cleared.

static inline void USART_EnableInterrupts(USART_Type *base, uint32_t mask)

Enables USART interrupts according to the provided mask.

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See _usart_interrupt_enable. For example, to enable TX ready interrupt and RX ready interrupt:

```
\label{eq:usart_enable} \begin{split} &USART\_EnableInterrupts(USART1, kUSART\_RxReadyInterruptEnable \mid kUSART\_ & \rightarrow TxReadyInterruptEnable); \end{split}
```

Parameters

- base USART peripheral base address.
- mask The interrupts to enable. Logical OR of _usart_interrupt_enable.

static inline void USART_DisableInterrupts(USART_Type *base, uint32_t mask)

Disables USART interrupts according to a provided mask.

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See _usart_interrupt_enable. This example shows how to disable the TX ready interrupt and RX ready interrupt:

```
\label{eq:usart_bis} \begin{split} & USART\_DisableInterrupts(USART1, kUSART\_TxReadyInterruptEnable \mid kUSART\_\\ & \hookrightarrow RxReadyInterruptEnable); \end{split}
```

Parameters

- base USART peripheral base address.
- mask The interrupts to disable. Logical OR of _usart_interrupt_enable.

 $static \ in line \ uint 32_t \ {\rm USART_GetEnabledInterrupts} (USART_Type \ *base)$

Returns enabled USART interrupts.

This function returns the enabled USART interrupts.

Parameters

• base – USART peripheral base address.

static inline void USART_EnableContinuousSCLK(USART_Type *base, bool enable)

Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode. Enable this funciton, SCLK will run continuously in synchronous mode, allowing characters to be received on Un_RxD independently from transmission on Un_TXD).

Parameters

- base USART peripheral base address.
- enable Enable Continuous Clock generation mode or not, true for enable and false for disable.

static inline void USART_EnableAutoClearSCLK(USART_Type *base, bool enable)

Enable Continuous Clock generation bit auto clear. While enable this cuntion, the Continuous Clock bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.

Parameters

- base USART peripheral base address.
- enable Enable auto clear or not, true for enable and false for disable.

static inline void USART_EnableCTS(USART_Type *base, bool enable)

Enable CTS. This function will determine whether CTS is used for flow control.

Parameters

- base USART peripheral base address.
- enable Enable CTS or not, true for enable and false for disable.

static inline void USART_EnableTx(USART_Type *base, bool enable)

Enable the USART transmit.

This function will enable or disable the USART transmit.

Parameters

- ${\rm base}$ USART peripheral base address.
- enable true for enable and false for disable.

static inline void USART_EnableRx(USART_Type *base, bool enable)

Enable the USART receive.

This function will enable or disable the USART receive. Note: if the transmit is enabled, the receive will not be disabled.

- base USART peripheral base address.
- enable true for enable and false for disable.

static inline void USART_WriteByte(USART_Type *base, uint8_t data)

Writes to the TXDAT register.

This function will writes data to the TXDAT automatly. The upper layer must ensure that TXDATA has space for data to write before calling this function.

Parameters

• base – USART peripheral base address.

• data – The byte to write.

static inline uint8_t USART_ReadByte(USART_Type *base)

Reads the RXDAT directly.

This function reads data from the RXDAT automatly. The upper layer must ensure that the RXDAT is not empty before calling this function.

Parameters

• base – USART peripheral base address.

Returns

The byte read from USART data register.

status_t USART_WriteBlocking(USART_Type *base, const uint8_t *data, size_t length)

Writes to the TX register using a blocking method.

This function polls the TX register, waits for the TX register to be empty.

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Parameters

- base USART peripheral base address.
- data Start address of the data to write.
- length Size of the data to write.
- base USART peripheral base address.
- data Start address of the data to write.
- length Size of the data to write.

Return values

- kStatus_USART_Timeout Transmission timed out and was aborted.
- kStatus_Success Successfully wrote all data.
- kStatus_USART_Timeout Transmission timed out and was aborted.
- kStatus_InvalidArgument Invalid argument.
- kStatus_Success Successfully wrote all data.

status_t USART_ReadBlocking(USART_Type *base, uint8_t *data, size_t length)
Read RX data register using a blocking method.

Reau KX data register using a blocking method.

This function polls the RX register, waits for the RX register to be full.

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

- base USART peripheral base address.
- data Start address of the buffer to store the received data.
- length Size of the buffer.
- base USART peripheral base address.
- data Start address of the buffer to store the received data.
- length Size of the buffer.

Return values

- ${\rm kStatus_USART_FramingError}$ Receiver overrun happened while receiving data.
- kStatus_USART_ParityError Noise error happened while receiving data.
- kStatus_USART_NoiseError Framing error happened while receiving data.
- kStatus_USART_RxError Overflow or underflow happened.
- kStatus_USART_Timeout Transmission timed out and was aborted.
- kStatus_Success Successfully received all data.
- + $\rm kStatus_USART_FramingError$ Receiver overrun happened while receiving data.
- kStatus_USART_ParityError Noise error happened while receiving data.
- kStatus_USART_NoiseError Framing error happened while receiving data.
- kStatus_USART_RxError Overflow or underflow rxFIFO happened.
- kStatus_USART_Timeout Transmission timed out and was aborted.
- kStatus_Success Successfully received all data.

Initializes the USART handle.

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- callback The callback function.
- userData The parameter of the callback function.

Transmits a buffer of data using the interrupt method.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the kStatus_USART_TxIdle as status parameter.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data

is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the kStatus_USART_TxIdle as status parameter.

Note: The kStatus_USART_TxIdle is passed to the upper layer when all data is written to the TX register. However it does not ensure that all data are sent out. Before disabling the TX, check the kUSART_TransmissionCompleteFlag to ensure that the TX is finished.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART transfer structure. See usart_transfer_t.
- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART transfer structure. See usart_transfer_t.

Return values

- kStatus_Success Successfully start the data transmission.
- kStatus_USART_TxBusy Previous transmission still not finished, data not all written to TX register yet.
- kStatus_InvalidArgument Invalid argument.
- kStatus_Success Successfully start the data transmission.
- kStatus_USART_TxBusy Previous transmission still not finished, data not all written to TX register yet.
- kStatus_InvalidArgument Invalid argument.

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the USART_TransferReceiveNonBlocking() API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the USART_TransferReceiveNonBlocking() API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

Note: When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, then only 31 bytes are used for saving data.

Note: When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, then only 31 bytes are used for saving data.

- base USART peripheral base address.
- handle USART handle pointer.
- ringBuffer Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
- ringBufferSize size of the ring buffer.
- base USART peripheral base address.
- handle USART handle pointer.
- ringBuffer Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
- ringBufferSize size of the ring buffer.

void USART_TransferStopRingBuffer(USART_Type *base, usart_handle_t *handle)
 Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.

 $size_t \ {\rm USART_TransferGetRxRingBufferLength}(\textit{usart_handle_t *handle})$

Get the length of received data in RX ring buffer.

Parameters

• handle – USART handle pointer.

Returns

Length of received data in RX ring buffer.

void USART_TransferAbortSend(USART_Type *base, usart_handle_t *handle)

Aborts the interrupt-driven data transmit.

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are still not sent out.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.

Get the number of bytes that have been written to USART TX register.

Get the number of bytes that have been sent out to bus.

This function gets the number of bytes that have been written to USART TX register by interrupt method.

This function gets the number of bytes that have been sent out to bus by interrupt method.

- base USART peripheral base address.
- handle USART handle pointer.
- count Send bytes count.
- base USART peripheral base address.

- handle USART handle pointer.
- count Send bytes count.

Return values

- $\bullet\ kStatus_NoTransferInProgress No send in progress.$
- kStatus_InvalidArgument Parameter is invalid.
- kStatus_Success Get successfully through the parameter count;
- kStatus_NoTransferInProgress No send in progress.
- kStatus_InvalidArgument Parameter is invalid.
- kStatus_Success Get successfully through the parameter count;

Receives a buffer of data using an interrupt method.

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter receivedBytes shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter kStatus_USART_RxIdle. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the xfer->data and this function returns with the parameter receivedBytes set to 5. For the left 5 bytes, newly arrived data is saved from the xfer->data[5]. When 5 bytes are received, the USART driver notifies the upper layer is not enabled, this function enables the RX and RX interrupt to receive data to the xfer->data. When all data is received, the upper layer is notified.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- xfer USART transfer structure, see usart_transfer_t.
- receivedBytes Bytes received from the ring buffer directly.

Return values

- kStatus_Success Successfully queue the transfer into transmit queue.
- kStatus_USART_RxBusy Previous receive request is not finished.
- kStatus_InvalidArgument Invalid argument.

void USART_TransferAbortReceive(USART_Type *base, usart_handle_t *handle)

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.

Get the number of bytes that have been received.

This function gets the number of bytes that have been received.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.
- count Receive bytes count.

Return values

- kStatus_NoTransferInProgress No receive in progress.
- kStatus_InvalidArgument Parameter is invalid.
- kStatus_Success Get successfully through the parameter count;

void USART_TransferHandleIRQ(USART_Type *base, usart_handle_t *handle)

USART IRQ handle function.

This function handles the USART transmit and receive IRQ request.

Parameters

- base USART peripheral base address.
- handle USART handle pointer.

status_t USART_Enable32kMode(USART_Type *base, uint32_t baudRate_Bps, bool enableMode32k, uint32_t srcClock_Hz)

Enable 32 kHz mode which USART uses clock from the RTC oscillator as the clock source.

Please note that in order to use a 32 kHz clock to operate USART properly, the RTC oscillator and its 32 kHz output must be manully enabled by user, by calling RTC_Init and setting SYSCON_RTCOSCCTRL_EN bit to 1. And in 32kHz clocking mode the USART can only work at 9600 baudrate or at the baudrate that 9600 can evenly divide, eg: 4800, 3200.

Parameters

- base USART peripheral base address.
- baudRate_Bps USART baudrate to be set..
- enableMode32k true is 32k mode, false is normal mode.
- srcClock_Hz USART clock source frequency in HZ.

Return values

- kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source.
- kStatus_Success Set baudrate succeed.
- kStatus_InvalidArgument One or more arguments are invalid.

void USART_Enable9bitMode(USART_Type *base, bool enable)

Enable 9-bit data mode for USART.

This function set the 9-bit mode for USART module. The 9th bit is not used for parity thus can be modified by user.

- base USART peripheral base address.
- enable true to enable, false to disable.

 $static \ in line \ void \ {\rm USART_SetMatchAddress}(USART_Type \ *base, \ uint8_t \ address)$

Set the USART slave address.

This function configures the address for USART module that works as slave in 9-bit data mode. When the address detection is enabled, the frame it receices with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

Note: Any USART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

Parameters

- base USART peripheral base address.
- address USART slave address.

static inline void USART_EnableMatchAddress(USART_Type *base, bool match) Enable the USART match address feature.

Parameters

- base USART peripheral base address.
- match true to enable match address, false to disable.

static inline void USART_EnableTxDMA(USART_Type *base, bool enable)

Enable DMA for Tx.

static inline void USART_EnableRxDMA(USART_Type *base, bool enable) Enable DMA for Rx.

static inline void USART_SetRxFifoWatermark(USART_Type *base, uint8_t water) Sets the rx FIFO watermark.

Parameters

- base USART peripheral base address.
- water Rx FIFO watermark.

static inline void USART_SetTxFifoWatermark(USART_Type *base, uint8_t water) Sets the tx FIFO watermark.

Parameters

- base USART peripheral base address.
- water Tx FIFO watermark.

static inline uint8_t USART_GetRxFifoCount(USART_Type *base) Gets the rx FIFO data count.

_

Parameters

• base – USART peripheral base address.

Returns

rx FIFO data count.

static inline uint8_t USART_GetTxFifoCount(USART_Type *base) Gets the tx FIFO data count.

Parameters

• base – USART peripheral base address.

Returns

tx FIFO data count.

void USART_SendAddress(USART_Type *base, uint8_t address) Transmit an address frame in 9-bit data mode.

Parameters

- base USART peripheral base address.
- address USART slave address.

FSL_USART_DRIVER_VERSION

USART driver version.

FSL_USART_DRIVER_VERSION

USART driver version.

Error codes for the USART driver.

Values:

enumerator kStatus_USART_TxBusy Transmitter is busy.

enumerator kStatus_USART_RxBusy Receiver is busy.

enumerator kStatus_USART_TxIdle USART transmitter is idle.

enumerator kStatus_USART_RxIdle USART receiver is idle.

enumerator kStatus_USART_TxError Error happens on tx.

enumerator kStatus_USART_RxError Error happens on rx.

enumerator kStatus_USART_RxRingBufferOverrun Error happens on rx ring buffer

enumerator kStatus_USART_NoiseError USART noise error.

enumerator kStatus_USART_FramingError USART framing error.

enumerator kStatus_USART_ParityError USART parity error.

enumerator kStatus_USART_HardwareOverrun USART hardware over flow.

enumerator kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source

```
enumerator kStatus USART Timeout
         USART times out.
enum _usart_parity_mode
    USART parity mode.
    Values:
    enumerator kUSART ParityDisabled
         Parity disabled
    enumerator kUSART_ParityEven
         Parity enabled, type even, bit setting: PARITYSEL = 10
    enumerator kUSART ParityOdd
         Parity enabled, type odd, bit setting: PARITYSEL = 11
enum usart sync mode
    USART synchronous mode.
    Values:
    enumerator kUSART SyncModeDisabled
         Asynchronous mode.
    enumerator kUSART_SyncModeSlave
         Synchronous slave mode.
    enumerator kUSART_SyncModeMaster
         Synchronous master mode.
enum _usart_stop_bit_count
    USART stop bit count.
    Values:
    enumerator kUSART_OneStopBit
         One stop bit
    enumerator kUSART_TwoStopBit
         Two stop bits
enum usart data len
    USART data size.
    Values:
    enumerator kUSART 7BitsPerChar
         Seven bit mode
    enumerator kUSART_8BitsPerChar
         Eight bit mode
enum _usart_clock_polarity
    USART clock polarity configuration, used in sync mode.
    Values:
    enumerator kUSART_RxSampleOnFallingEdge
         Un_RXD is sampled on the falling edge of SCLK.
    enumerator kUSART_RxSampleOnRisingEdge
         Un_RXD is sampled on the rising edge of SCLK.
```

 $enum_usart_interrupt_enable$ USART interrupt configuration structure, default settings all disabled. Values: enumerator kUSART RxReadyInterruptEnable Receive ready interrupt. enumerator kUSART TxReadyInterruptEnable Transmit ready interrupt. enumerator kUSART_TxIdleInterruptEnable Transmit idle interrupt. enumerator kUSART DeltaCtsInterruptEnable Cts pin change interrupt. enumerator kUSART TxDisableInterruptEnable Transmit disable interrupt. enumerator kUSART HardwareOverRunInterruptEnable hardware ove run interrupt. enumerator kUSART_RxBreakInterruptEnable Receive break interrupt. enumerator kUSART RxStartInterruptEnable Receive ready interrupt. enumerator kUSART_FramErrorInterruptEnable Receive start interrupt. enumerator kUSART_ParityErrorInterruptEnable Receive frame error interrupt. enumerator kUSART RxNoiseInterruptEnable Receive noise error interrupt. enumerator kUSART AutoBaudErrorInterruptEnable Receive auto baud error interrupt. enumerator kUSART AllInterruptEnable All interrupt. enum _usart_flags USART status flags. This provides constants for the USART status flags for use in the USART functions. Values: enumerator kUSART RxReady Receive ready flag. enumerator kUSART_RxIdleFlag Receive IDLE flag. enumerator kUSART_TxReady Transmit ready flag. enumerator kUSART_TxIdleFlag Transmit idle flag.

 $enumerator {\rm kUSART_CtsState}$ Cts pin status. enumerator kUSART_DeltaCtsFlag Cts pin change flag. enumerator kUSART_TxDisableFlag Transmit disable flag. enumerator kUSART_HardwareOverrunFlag Hardware over run flag. enumerator kUSART RxBreakFlag Receive break flag. enumerator kUSART_RxStartFlag receive start flag. enumerator kUSART_FramErrorFlag Frame error flag. enumerator kUSART_ParityErrorFlag Parity error flag. enumerator kUSART_RxNoiseFlag Receive noise flag. enumerator kUSART_AutoBaudErrorFlag Auto baud error flag. Error codes for the USART driver. Values: enumerator kStatus_USART_TxBusy Transmitter is busy. enumerator kStatus_USART_RxBusy Receiver is busy. enumerator kStatus USART TxIdle USART transmitter is idle. enumerator kStatus USART RxIdle USART receiver is idle. enumerator kStatus USART TxError Error happens on txFIFO. enumerator kStatus_USART_RxError Error happens on rxFIFO. enumerator kStatus_USART_RxRingBufferOverrun Error happens on rx ring buffer enumerator kStatus_USART_NoiseError USART noise error. enumerator kStatus_USART_FramingError USART framing error.

enumerator kStatus_USART_ParityError USART parity error. enumerator kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source enum _usart_sync_mode USART synchronous mode. Values: enumerator kUSART_SyncModeDisabled Asynchronous mode. enumerator kUSART SyncModeSlave Synchronous slave mode. enumerator kUSART SyncModeMaster Synchronous master mode. enum usart parity mode USART parity mode. Values: enumerator kUSART_ParityDisabled Parity disabled enumerator kUSART_ParityEven Parity enabled, type even, bit setting: PE | PT = 10enumerator kUSART_ParityOdd Parity enabled, type odd, bit setting: PE | PT = 11enum usart stop bit count USART stop bit count. Values: enumerator kUSART_OneStopBit One stop bit enumerator kUSART_TwoStopBit Two stop bits $enum_usart_data_len$ USART data size. Values: enumerator kUSART_7BitsPerChar Seven bit mode enumerator kUSART_8BitsPerChar Eight bit mode enum usart clock polarity USART clock polarity configuration, used in sync mode. Values: enumerator kUSART_RxSampleOnFallingEdge Un_RXD is sampled on the falling edge of SCLK.

enumerator kUSART_RxSampleOnRisingEdge Un_RXD is sampled on the rising edge of SCLK. $enum_usart_txfifo_watermark$ txFIFO watermark values Values: enumerator kUSART TxFifo0 USART tx watermark is empty enumerator kUSART TxFifo1 USART tx watermark at 1 item enumerator kUSART TxFifo2 USART tx watermark at 2 items enumerator kUSART TxFifo3 USART tx watermark at 3 items enumerator kUSART TxFifo4 USART tx watermark at 4 items enumerator kUSART TxFifo5 USART tx watermark at 5 items enumerator kUSART_TxFifo6 USART tx watermark at 6 items enumerator kUSART TxFifo7 USART tx watermark at 7 items $enum_usart_rxfifo_watermark$ rxFIFO watermark values Values: enumerator kUSART_RxFifo1 USART rx watermark at 1 item enumerator kUSART RxFifo2 USART rx watermark at 2 items enumerator kUSART RxFifo3 USART rx watermark at 3 items enumerator kUSART RxFifo4 USART rx watermark at 4 items enumerator kUSART RxFifo5 USART rx watermark at 5 items enumerator kUSART RxFifo6 USART rx watermark at 6 items enumerator kUSART RxFifo7 USART rx watermark at 7 items enumerator kUSART_RxFifo8 USART rx watermark at 8 items enum usart interrupt enable USART interrupt configuration structure, default settings all disabled.

Values:

enumerator kUSART_TxErrorInterruptEnable enumerator kUSART_RxErrorInterruptEnable enumerator kUSART_TxLevelInterruptEnable enumerator kUSART_RxLevelInterruptEnable enumerator kUSART TxIdleInterruptEnable Transmitter idle. enumerator kUSART_CtsChangeInterruptEnable Change in the state of the CTS input. enumerator kUSART RxBreakChangeInterruptEnable Break condition asserted or deasserted. enumerator kUSART RxStartInterruptEnable Rx start bit detected. enumerator kUSART FramingErrorInterruptEnable Framing error detected. enumerator kUSART_ParityErrorInterruptEnable Parity error detected. enumerator kUSART NoiseErrorInterruptEnable Noise error detected. enumerator kUSART AutoBaudErrorInterruptEnable Auto baudrate error detected. enumerator kUSART_AllInterruptEnables enum usart flags USART status flags. This provides constants for the USART status flags for use in the USART functions. Values: enumerator kUSART_TxError TXERR bit, sets if TX buffer is error enumerator kUSART RxError RXERR bit, sets if RX buffer is error enumerator kUSART TxFifoEmptyFlag TXEMPTY bit, sets if TX buffer is empty enumerator kUSART_TxFifoNotFullFlag TXNOTFULL bit, sets if TX buffer is not full enumerator kUSART_RxFifoNotEmptyFlag RXNOEMPTY bit, sets if RX buffer is not empty

enumerator kUSART_RxFifoFullFlag RXFULL bit, sets if RX buffer is full

enumerator kUSART_RxIdleFlag Receiver idle.

enumerator kUSART_TxIdleFlag Transmitter idle. $enumerator {\rm kUSART_CtsAssertFlag}$

CTS signal high.

enumerator kUSART_CtsChangeFlag CTS signal changed interrupt status.

enumerator kUSART_BreakDetectFlag

Break detected. Self cleared when rx pin goes high again.

enumerator kUSART_BreakDetectChangeFlag

Break detect change interrupt flag. A change in the state of receiver break detection.

enumerator kUSART_RxStartFlag Rx start bit detected interrupt flag.

enumerator kUSART_FramingErrorFlag Framing error interrupt flag.

enumerator kUSART_ParityErrorFlag parity error interrupt flag.

enumerator kUSART_NoiseErrorFlag Noise error interrupt flag.

enumerator kUSART_AutobaudErrorFlag

Auto baudrate error interrupt flag, caused by the baudrate counter timeout before the end of start bit.

enumerator kUSART_AllClearFlags

```
typedef enum _usart_parity_mode usart_parity_mode_t
USART parity mode.
```

```
typedef enum _usart_sync_mode usart_sync_mode_t
USART synchronous mode.
```

```
typedef enum_usart_stop_bit_count usart_stop_bit_count_t USART stop bit count.
```

typedef enum _*usart_data_len* usart_data_len_t USART data size.

typedef enum _*usart_clock_polarity* usart_clock_polarity_t USART clock polarity configuration, used in sync mode.

typedef struct _*usart_config* usart_config_t USART configuration structure.

typedef struct *_usart_transfer* usart_transfer_t USART transfer structure.

typedef struct_usart_handle_usart_handle_t

typedef void (*usart_transfer_callback_t)(USART_Type *base, *usart_handle_t* *handle, *status_t* status, void *userData)

USART transfer callback function.

typedef enum _*usart_sync_mode* usart_sync_mode_t USART synchronous mode.

typedef enum_*usart_parity_mode* usart_parity_mode_t USART parity mode.

typedef enum <u>-</u>	_usart_stop_	bit_count	$usart_$	_stop_	_bit_	_count_	_t
USART sto	op bit count.						

- typedef enum _*usart_data_len* usart_data_len_t USART data size.
- typedef enum *_usart_clock_polarity* usart_clock_polarity_t USART clock polarity configuration, used in sync mode.
- typedef enum _*usart_txfifo_watermark* usart_txfifo_watermark_t txFIFO watermark values
- typedef enum_usart_rxfifo_watermark usart_rxfifo_watermark_t rxFIFO watermark values
- typedef struct _*usart_config* usart_config_t USART configuration structure.
- typedef struct *_usart_transfer* usart_transfer_t USART transfer structure.
- typedef struct _usart_handle usart_handle_t

typedef void (*usart_transfer_callback_t)(USART_Type *base, usart_handle_t *handle, status_t status, void *userData)

USART transfer callback function.

- typedef void (*flexcomm_usart_irq_handler_t)(USART_Type *base, *usart_handle_t* *handle) Typedef for usart interrupt handler.
- FSL_SDK_ENABLE_USART_DRIVER_TRANSACTIONAL_APIS Macro gate for enable transaction API. 1 for enable, 0 for disable.
- $\label{eq:solk_usart_driver_enable_baudrate_auto_generate} FSL_SDK_usart_driver_enable_baudrate_auto_generate$

USART baud rate auto generate switch gate. 1 for enable, 0 for disable.

UART_RETRY_TIMES

Retry times for waiting flag.

Defining to zero means to keep waiting for the flag until it is assert/deassert.

Defining to zero means to keep waiting for the flag until it is assert/deassert in blocking transfer, otherwise the program will wait until the UART_RETRY_TIMES counts down to 0, if the flag still remains unchanged then program will return kStatus_USART_Timeout. It is not advised to use this macro in formal application to prevent any hardware error because the actual wait period is affected by the compiler and optimization.

USART_FIFOTRIG_TXLVL_GET(base)

USART_FIFOTRIG_RXLVL_GET(base)

UART_RETRY_TIMES

Retry times for waiting flag.

Defining to zero means to keep waiting for the flag until it is assert/deassert in blocking transfer, otherwise the program will wait until the UART_RETRY_TIMES counts down to 0, if the flag still remains unchanged then program will return kStatus_USART_Timeout. It is not advised to use this macro in formal application to prevent any hardware error because the actual wait period is affected by the compiler and optimization.

$struct_usart_config$

#include <fsl_usart.h> USART configuration structure.

	Public Members
	uint32_t baudRate_Bps USART baud rate
	bool enableRx USART receive enable.
	Enable RX
	bool enableTx USART transmit enable.
	Enable TX
	bool loopback Enable peripheral loopback
	bool enableContinuousSCLK USART continuous Clock generation enable in synchronous master mode.
	bool enableHardwareFlowControl Enable hardware control RTS/CTS
	<i>usart_parity_mode_t</i> parityMode Parity mode, disabled (default), even, odd
	<i>usart_stop_bit_count_t</i> stopBitCount Number of stop bits, 1 stop bit (default) or 2 stop bits
	<i>usart_data_len_t</i> bitCountPerChar Data length - 7 bit, 8 bit
	<i>usart_sync_mode_t</i> syncMode Transfer mode - asynchronous, synchronous master, synchronous slave.
	Transfer mode select - asynchronous, synchronous master, synchronous slave.
	<i>usart_clock_polarity_t</i> clockPolarity Selects the clock polarity and sampling edge in sync mode.
	Selects the clock polarity and sampling edge in synchronous mode.
	bool enableMode32k USART uses 32 kHz clock from the RTC oscillator as the clock source.
	<i>usart_txfifo_watermark_t</i> txWatermark txFIFO watermark
	<i>usart_rxfifo_watermark_t</i> rxWatermark rxFIFO watermark
struc	Ct_usart_transfer
	#include <fsl_usart.h> USART transfer structure.</fsl_usart.h>
	Public Members
	size_t dataSize The byte count to be transfer.

struct __usart_handle
 #include <fsl_usart.h> USART handle structure.

Public Members
const uint8_t *volatile txData Address of remaining data to send.
volatile size_t txDataSize Size of the remaining data to send.
size_t txDataSizeAll Size of the data to send out.
uint8_t *volatile rxData Address of remaining data to receive.
volatile size_t rxDataSize Size of the remaining data to receive.
size_t rxDataSizeAll Size of the data to receive.
uint8_t *rxRingBuffer Start address of the receiver ring buffer.
size_t rxRingBufferSize Size of the ring buffer.
volatile uint16_t rxRingBufferHead Index for the driver to store received data into ring buffer.
volatile uint16_t rxRingBufferTail Index for the user to get data from the ring buffer.
<i>usart_transfer_callback_t</i> callback Callback function.
void *userData USART callback function parameter.
volatile uint8_t txState TX transfer state.
volatile uint8_t rxState RX transfer state
uint8_t txWatermark txFIFO watermark
uint8_t rxWatermark rxFIFO watermark
unionunnamed10
Public Members

uint8_t $^{\rm *data}$ The buffer of data to be transfer.

uint8_t *rxData The buffer to receive data.

 $\begin{array}{l} \mbox{const uint8_t *} tx Data \\ \mbox{The buffer of data to be sent.} \end{array}$

union ____unnamed14____

Public Members

uint8_t *data The buffer of data to be transfer. uint8_t *rxData The buffer to receive data. const uint8_t *txData The buffer of data to be sent.

2.30 WKT: Self-wake-up Timer

void WKT_Init(WKT_Type *base, const wkt_config_t *config)

Ungates the WKT clock and configures the peripheral for basic operation.

Note: This API should be called at the beginning of the application using the WKT driver.

Parameters

- base WKT peripheral base address
- config Pointer to user's WKT config structure.

void WKT_Deinit(WKT_Type *base)

Gate the WKT clock.

Parameters

• base – WKT peripheral base address

static inline void WKT_GetDefaultConfig(wkt_config_t *config)

Initializes the WKT configuration structure.

This function initializes the WKT configuration structure to default values. The default values are as follows.

 $config->clockSource = kWKT_DividedFROClockSource;$

See also:

wkt_config_t

Parameters

• config – Pointer to the WKT configuration structure.

 $static \ inline \ uint 32_t \ \mathrm{WKT_GetCounterValue}(WKT_Type \ *base)$

Read actual WKT counter value.

Parameters

• base – WKT peripheral base address

 $static \ inline \ uint32_t \ \mathrm{WKT_GetStatusFlags}(WKT_Type \ *base)$

Gets the WKT status flags.

Parameters

• base – WKT peripheral base address

Returns

The status flags. This is the logical OR of members of the enumeration $wkt_status_flags_t$

static inline void WKT_ClearStatusFlags(WKT_Type *base, uint32_t mask)

Clears the WKT status flags.

Parameters

• base – WKT peripheral base address

• mask – The status flags to clear. This is a logical OR of members of the enumeration wkt_status_flags_t

static inline void WKT_StartTimer(WKT_Type *base, uint32_t count)

Starts the timer counting.

After calling this function, timer loads a count value, counts down to 0, then stops.

Note: User can call the utility macros provided in fsl_common.h to convert to ticks Do not write to Counter register while the counting is in progress

Parameters

- base WKT peripheral base address.
- count The value to be loaded into the WKT Count register

static inline void WKT_StopTimer(WKT_Type *base)

Stops the timer counting.

This function Clears the counter and stops the timer from counting.

Parameters

• base – WKT peripheral base address

FSL_WKT_DRIVER_VERSION

Version 2.0.2

enum __wkt__clock__source

Describes WKT clock source.

Values:

enumerator kWKT_DividedFROClockSource

WKT clock sourced from the divided FRO clock

 $enumerator \ \mathrm{kWKT_LowPowerClockSource}$

WKT clock sourced from the Low power clock Use this clock, LPOSCEN bit of DPDCTRL register must be enabled

enumerator kWKT_ExternalClockSource

WKT clock sourced from the Low power clock Use this clock, WAKECLKPAD_DISABLE bit of DPDCTRL register must be enabled

 $enum_wkt_status_flags$

List of WKT flags.

Values:

enumerator kWKT_AlarmFlag Alarm flag typedef enum _*wkt_clock_source* wkt_clock_source_t Describes WKT clock source.

typedef struct_*wkt_config* wkt_config_t Describes WKT configuration structure.

typedef enum_*wkt_status_flags* wkt_status_flags_t List of WKT flags.

struct __wkt__config
 #include <fsl_wkt.h> Describes WKT configuration structure.

Public Members

wkt_clock_source_t clockSource
External or internal clock source select

2.31 WWDT: Windowed Watchdog Timer Driver

void WWDT_GetDefaultConfig(wwdt_config_t *config)

Initializes WWDT configure structure.

This function initializes the WWDT configure structure to default value. The default value are:

```
config->enableWwdt = true;
config->enableWatchdogReset = false;
config->enableWatchdogProtect = false;
config->enableLockOscillator = false;
config->windowValue = 0xFFFFFFU;
config->timeoutValue = 0xFFFFFFU;
config->warningValue = 0;
```

See also:

wwdt_config_t

Parameters

• config – Pointer to WWDT config structure.

void WWDT_Init(WWDT_Type *base, const wwdt_config_t *config)

Initializes the WWDT.

This function initializes the WWDT. When called, the WWDT runs according to the configuration.

Example:

wwdt_config_t config; WWDT_GetDefaultConfig(&config); config.timeoutValue = 0x7ffU; WWDT_Init(wwdt_base,&config);

- base WWDT peripheral base address
- config The configuration of WWDT

void WWDT_Deinit(WWDT_Type *base)
 Shuts down the WWDT.

This function shuts down the WWDT.

Parameters

• base – WWDT peripheral base address

static inline void WWDT_Enable(WWDT_Type *base)

Enables the WWDT module.

This function write value into WWDT_MOD register to enable the WWDT, it is a write-once bit; once this bit is set to one and a watchdog feed is performed, the watchdog timer will run permanently.

Parameters

• base – WWDT peripheral base address

static inline void WWDT_Disable(WWDT_Type *base) Disables the WWDT module.

Deprecated:

Do not use this function. It will be deleted in next release version, for once the bit field of WDEN written with a 1, it can not be re-written with a 0.

This function write value into WWDT_MOD register to disable the WWDT.

Parameters

• base – WWDT peripheral base address

static inline uint32_t WWDT_GetStatusFlags(WWDT_Type *base)

Gets all WWDT status flags.

This function gets all status flags.

Example for getting Timeout Flag:

uint32_t status; status = WWDT_GetStatusFlags(wwdt_base) & kWWDT_TimeoutFlag;

Parameters

• base – WWDT peripheral base address

Returns

The status flags. This is the logical OR of members of the enumeration _wwdt_status_flags_t

void WWDT_ClearStatusFlags(WWDT_Type *base, uint32_t mask)

Clear WWDT flag.

This function clears WWDT status flag.

Example for clearing warning flag:

WWDT_ClearStatusFlags(wwdt_base, kWWDT_WarningFlag);

- base WWDT peripheral base address
- mask The status flags to clear. This is a logical OR of members of the enumeration _wwdt_status_flags_t

 $static\ inline\ void\ {\rm WWDT_SetWarningValue}(WWDT_Type\ *base,\ uint32_t\ warningValue)$

Set the WWDT warning value.

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter is no longer greater than the value defined by WARNINT, an interrupt will be generated after the subsequent WDCLK.

Parameters

- base WWDT peripheral base address
- warningValue WWDT warning value.

 $static\ inline\ void\ {\rm WWDT_SetTimeoutValue}(WWDT_Type\ *base,\ uint32_t\ timeoutCount)$

Set the WWDT timeout value.

This function sets the timeout value. Every time a feed sequence occurs the value in the TC register is loaded into the Watchdog timer. Writing a value below 0xFF will cause 0xFF to be loaded into the TC register. Thus the minimum time-out interval is TWDCLK*256*4. If enableWatchdogProtect flag is true in wwdt_config_t config structure, any attempt to change the timeout value before the watchdog counter is below the warning and window values will cause a watchdog reset and set the WDTOF flag.

Parameters

- base WWDT peripheral base address
- timeoutCount WWDT timeout value, count of WWDT clock tick.

static inline void WWDT_SetWindowValue(WWDT_Type *base, uint32_t windowValue)

Sets the WWDT window value.

The WINDOW register determines the highest TV value allowed when a watchdog feed is performed. If a feed sequence occurs when timer value is greater than the value in WINDOW, a watchdog event will occur. To disable windowing, set windowValue to 0xFFFFFF (maximum possible timer value) so windowing is not in effect.

Parameters

- base WWDT peripheral base address
- windowValue WWDT window value.

void WWDT_Refresh(WWDT_Type *base)

Refreshes the WWDT timer.

This function feeds the WWDT. This function should be called before WWDT timer is in timeout. Otherwise, a reset is asserted.

Parameters

• base – WWDT peripheral base address

```
FSL_WWDT_DRIVER_VERSION
```

Defines WWDT driver version.

WWDT_FIRST_WORD_OF_REFRESH

First word of refresh sequence

 $WWDT_SECOND_WORD_OF_REFRESH$

Second word of refresh sequence

 $enum_wwdt_status_flags_t$

WWDT status flags.

This structure contains the WWDT status flags for use in the WWDT functions.

Values:

 $enumerator \ \mathrm{kWWDT_TimeoutFlag}$

Time-out flag, set when the timer times out

 $enumerator \ \mathrm{kWWDT}_\mathrm{WarningFlag}$

Warning interrupt flag, set when timer is below the value WDWARNINT

typedef struct _wwdt_config wwdt_config_t

Describes WWDT configuration structure.

struct __wwdt__config

#include <fsl_wwdt.h> Describes WWDT configuration structure.

Public Members

 $bool \ {\rm enableWwdt}$

Enables or disables WWDT

bool enableWatchdogReset

true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset

 $bool \ {\rm enableWatchdogProtect}$

true: Enable watchdog protect i.e timeout value can only be changed after counter is below warning & window values false: Disable watchdog protect; timeout value can be changed at any time

 $bool \, {\rm enableLockOscillator}$

true: Disabling or powering down the watchdog oscillator is prevented Once set, this bit can only be cleared by a reset false: Do not lock oscillator

 $uint32_t \ {\rm window} Value$

Window value, set this to 0xFFFFFF if windowing is not in effect

uint32_t timeoutValue

Timeout value

$uint32_t \ {\rm warningValue}$

Watchdog time counter value that will generate a warning interrupt. Set this to 0 for no warning

 $uint32_t\ {\rm clockFreq_Hz}$

Watchdog clock source frequency.
Chapter 3

Middleware

3.1 Motor Control

3.1.1 FreeMASTER

Communication Driver User Guide

Introduction

What is FreeMASTER? FreeMASTER is a PC-based application developed by NXP for NXP customers. It is a versatile tool usable as a real-time monitor, visualization tool, and a graphical control panel of embedded applications based on the NXP processing units.

This document describes the embedded-side software driver which implements an interface between the application and the host PC. The interface covers the following communication:

- **Serial** UART communication either over plain RS232 interface or more typically over a USB-to-Serial either external or built in a debugger probe.
- USB direct connection to target microcontroller
- CAN bus
- TCP/IP network wired or WiFi
- Segger J-Link RTT
- JTAG debug port communication
- ...and all of the above also using a **Zephyr** generic drivers.

The driver also supports so-called "packet-driven BDM" interface which enables a protocol-based communication over a debugging port. The BDM stands for Background Debugging Module and its physical implementation is different on each platform. Some platforms leverage a semi-standard JTAG interface, other platforms provide a custom implementation called BDM. Regardless of the name, this debugging interface enables non-intrusive access to the memory space while the target CPU is running. For basic memory read and write operations, there is no communication driver required on the target when communicating with the host PC. Use this driver to get more advanced FreeMASTER protocol features over the BDM interface. The driver must be configured for the packet-driven BDM mode, in which the host PC uses the debugging interface to write serial command frames directly to the target memory buffer. The same method is then used to read response frames from that memory buffer.

Similar to "packet-driven BDM", the FreeMASTER also supports a communication over [J-Link RTT]((https://www.segger.com/products/debug-probes/j-link/technology/about-real-time-transfer/) interface defined by SEGGER Microcontroller GmbH for ARM CortexM-based micro-controllers. This method also uses JTAG physical interface and enables high-speed real time communication to run over the same channel as used for application debugging.

Driver version 3 This document describes version 3 of the FreeMASTER Communication Driver. This version features the implementation of the new Serial Protocol, which significantly extends the features and security of its predecessor. The new protocol internal number is v4 and its specification is available in the documentation accompanying the driver code.

Driver V3 is deployed to modern 32-bit MCU platforms first, so the portfolio of supported platforms is smaller than for the previous V2 versions. It is recommended to keep using the V2 driver for legacy platforms, such as S08, S12, ColdFire, or Power Architecture. Reach out to FreeMAS-TER community or to the local NXP representative with requests for more information or to port the V3 driver to legacy MCU devices.

Thanks to a layered approach, the new driver simplifies the porting of the driver to new UART, CAN or networking communication interfaces significantly. Users are encouraged to port the driver to more NXP MCU platforms and contribute the code back to NXP for integration into future releases. Existing code and low-level driver layers may be used as an example when porting to new targets.

Note: Using the FreeMASTER tool and FreeMASTER Communication Driver is only allowed in systems based on NXP microcontroller or microprocessor unit. Use with non-NXP MCU platforms is **not permitted** by the license terms.

Target platforms The driver implementation uses the following abstraction mechanisms which simplify driver porting and supporting new communication modules:

- **General CPU Platform** (see source code in the src/platforms directory). The code in this layer is only specific to native data type sizes and CPU architectures (for example; alignment-aware memory copy routines). This driver version brings two generic implementations of 32-bit platforms supporting both little-endian and big-endian architectures. There are also implementations customized for the 56F800E family of digital signal controllers and S12Z MCUs. **Zephyr** is treated as a specific CPU platform as it brings unified user configuration (Kconfig) and generic hardware device drivers. With Zephyr, the transport layer and low-level communication layers described below are configured automatically using Kconfig and Device Tree technologies.
- **Transport Communication Layer** The Serial, CAN, Networking, PD-BDM, and other methods of transport logic are implemented as a driver layer called FMSTR_TRANSPORT with a uniform API. A support of the Network transport also extends single-client modes of operation which are native for Serial, USB and CAN by a concept of multiple client sessions.
- Low-level Communication Driver Each type of transport further defines a low-level API used to access the physical communication module. For example, the Serial transport defines a character-oriented API implemented by different serial communication modules like UART, LPUART, USART, and also USB-CDC. Similarly, the CAN transport defines a message-oriented API implemented by the FlexCAN or MCAN modules. Moreover, there are multiple different implementations for the same kind of communication peripherals. The difference between the implementation is in the way the low-level hardware registers are accessed. The *mcuxsdk* folder contains implementations which use MCUXpresso SDK drivers. These drivers should be used in applications based on the NXP MCUXpresso SDK. The "ampsdk" drivers target automotive-specific MCUs and their respective SDKs. The "dreg" implementations use a plain C-language access to hardware register addresses which makes it a universal and the most portable solution. In this case, users are encouraged to add more drivers for other communication modules or other respective SDKs and contribute the code back to NXP for integration.

The low-level drivers defined for the Networking transport enable datagram-oriented UDP and stream TCP communication. This implementation is demonstrated using the lwIP software stack but shall be portable to other TCP/IP stacks. It may sound surprisingly, but also the Segger J-Link RTT communication driver is linked to the Networking transport (RTT is stream oriented communication handled similarly to TCP).

Replacing existing drivers For all supported platforms, the driver described in this document replaces the V2 implementation and also older driver implementations that were available separately for individual platforms (PC Master SCI drivers).

Clocks, pins, and peripheral initialization The FreeMASTER communication driver is only responsible for runtime processing of the communication and must be integrated with an user application code to function properly. The user application code is responsible for general initialization of clock sources, pin multiplexers, and peripheral registers related to the communication speed. Such initialization should be done before calling the FMSTR_Init function.

It is recommended to develop the user application using one of the Software Development Kits (SDKs) available from third parties or directly from NXP, such as MCUXpresso SDK, MCUXpresso IDE, and related tools. This approach simplifies the general configuration process significantly.

MCUX presso SDK The MCUX presso SDK is a software package provided by NXP which contains the device initialization code, linker files, and software drivers with example applications for the NXP family of MCUs. The MCUX presso Config Tools may be used to generate the clock-setup and pin-multiplexer setup code suitable for the selected processor.

The MCUXpresso SDK also contains this FreeMASTER communication driver as a "middleware" component which may be downloaded along with the example applications from https: //mcuxpresso.nxp.com/en/welcome.

MCUXpresso SDK on GitHub The FreeMASTER communication driver is also released as one of the middleware components of the MCUXpresso SDK on the GitHub. This release enables direct integration of the FreeMASTER source code Git repository into a target applications including Zephyr applications.

Related links:

- The official FreeMASTER middleware repository.
- Online version of this document

FreeMASTER in Zephyr The FreeMASTER middleware repository can be used with MCUXpresso SDK as well as a Zephyr module. Zephyr-specific samples which include examples of Kconfig and Device Tree configurations for Serial, USB and Network communications are available in separate repository. West manifest in this sample repository fetches the full Zephyr package including the FreeMASTER middleware repository used as a Zephyr module.

Example applications

MCUX SDK Example applications There are several example applications available for each supported MCU platform.

• **fmstr_uart** demonstrates a plain serial transmission, typically connecting to a computer's physical or virtual COM port. The typical transmission speed is 115200 bps.

- **fmstr_can** demonstrates CAN bus communication. This requires a suitable CAN interface connected to the computer and interconnected with the target MCU using a properly terminated CAN bus. The typical transmission speed is 500 kbps. A FreeMASTER-over-CAN communication plug-in must be used.
- **fmstr_usb_cdc** uses an on-chip USB controller to implement a CDC communication class. It is connected directly to a computer's USB port and creates a virtual COM port device. The typical transmission speed is above 1 Mbps.
- **fmstr_net** demonstrates the Network communication over UDP or TCP protocol. Existing examples use lwIP stack to implement the communication, but in general, it shall be possible to use any other TCP/IP stack to achieve the same functionality.
- **fmstr_wifi** is the fmstr_net application modified to use a WiFi network interface instead of a wired Ethernet connection.
- **fmstr_rtt** demonstrates the communication over SEGGER J-Link RTT interface. Both fmstr_net and fmstr_rtt examples require the FreeMASTER TCP/UDP communication plug-in to be used on the PC host side.
- **fmstr_eonce** uses the real-time data unit on the JTAG EOnCE module of the 56F800E family to implement pseudo-serial communication over the JTAG port. The typical transmission speed is around 10 kbps. This communication requires FreeMASTER JTAG/EOnCE communication plug-in.
- **fmstr_pdbdm** uses JTAG or BDM debugging interface to access the target RAM directly while the CPU is running. Note that such approach can be used with any MCU application, even without any special driver code. The computer reads from and writes into the RAM directly without CPU intervention. The Packet-Driven BDM (PD-BDM) communication uses the same memory access to exchange command and response frames. With PD-BDM, the FreeMASTER tool is able to go beyond basic memory read/write operations and accesses also advanced features like Recorder, TSA, or Pipes. The typical transmission speed is around 10 kbps. A PD-BDM communication plug-in must be used in FreeMASTER and configured properly for the selected debugging interface. Note that this communication cannot be used while a debugging interface is used by a debugger session.
- **fmstr_any** is a special example application which demonstrates how the NXP MCUXpresso Config Tools can be used to configure pins, clocks, peripherals, interrupts, and even the FreeMASTER "middleware" driver features in a graphical and user friendly way. The user can switch between the Serial, CAN, and other ways of communication and generate the required initialization code automatically.

Zephyr sample spplications Zephyr sample applications demonstrate Kconfig and Device Tree configuration which configure the FreeMASTER middleware module for a selected communication option (Serial, CAN, Network or RTT).

Refer to *readme.md* files in each sample directory for description of configuration options required to implement FreeMASTER connectivity.

Description

This section shows how to add the FreeMASTER Communication Driver into application and how to configure the connection to the FreeMASTER visualization tool.

Features The FreeMASTER driver implements the FreeMASTER protocol V4 and provides the following features which may be accessed using the FreeMASTER visualization tool:

- Read/write access to any memory location on the target.
- Optional password protection of the read, read/write, and read/write/flash access levels.

- Atomic bit manipulation on the target memory (bit-wise write access).
- Optimal size-aligned access to memory which is also suitable to access the peripheral register space.
- Oscilloscope access—real-time access to target variables. The sample rate may be limited by the communication speed.
- Recorder— access to the fast transient recorder running on the board as a part of the FreeMASTER driver. The sample rate is only limited by the MCU CPU speed. The length of the data recorded depends on the amount of available memory.
- Multiple instances of Oscilloscopes and Recorders without the limitation of maximum number of variables.
- Application commands—high-level message delivery from the PC to the application.
- TSA tables—describing the data types, variables, files, or hyperlinks exported by the target application. The TSA newly supports also non-memory mapped resources like external EEPROM or SD Card files.
- Pipes—enabling the buffered stream-oriented data exchange for a general-purpose terminal-like communication, diagnostic data streaming, or other data exchange.

The FreeMASTER driver features:

- Full FreeMASTER protocol V4 implementation with a new V4 style of CRC used.
- Layered approach supporting Serial, CAN, Network, PD-BDM, and other transports.
- Layered low-level Serial transport driver architecture enabling to select UART, LPUART, USART, and other physical implementations of serial interfaces, including USB-CDC.
- Layered low-level CAN transport driver architecture enabling to select FlexCAN, msCAN, MCAN, and other physical implementations of the CAN interface.
- Layered low-level Networking transport enabling to select TCP, UDP or J-Link RTT communication.
- TSA support to write-protect memory regions or individual variables and to deny the access to the unsafe memory.
- The pipe callback handlers are invoked whenever new data is available for reading from the pipe.
- Two Serial Single-Wire modes of operation are enabled. The "external" mode has the RX and TX shorted on-board. The "true" single-wire mode interconnects internally when the MCU or UART modules support it.

The following sections briefly describe all FreeMASTER features implemented by the driver. See the PC-based FreeMASTER User Manual for more details on how to use the features to monitor, tune, or control an embedded application.

Board Detection The FreeMASTER protocol V4 defines the standard set of configuration values which the host PC tool reads to identify the target and to access other target resources properly. The configuration includes the following parameters:

- Version of the driver and the version of the protocol implemented.
- MTU as the Maximum size of the Transmission Unit (for example; communication buffer size).
- Application name, description, and version strings.
- Application build date and time as a string.
- Target processor byte ordering (little/big endian).
- Protection level that requires password authentication.

- Number of the Recorder and Oscilloscope instances.
- RAM Base Address for optimized memory access commands.

Memory Read This basic feature enables the host PC to read any data memory location by specifying the address and size of the required memory area. The device response frame must be shorter than the MTU to fit into the outgoing communication buffer. To read a device memory of any size, the host uses the information retrieved during the Board Detection and splits the large-block request to multiple partial requests.

The driver uses size-aligned operations to read the target memory (for example; uses proper read-word instruction when an address is aligned to 4 bytes).

Memory Write Similarly to the Memory Read operation, the Memory Write feature enables to write to any RAM memory location on the target device. A single write command frame must be shorter than the MTU to fit into the target communication buffer. Larger requests must be split into smaller ones.

The driver uses size-aligned operations to write to the target memory (for example; uses proper write-word instruction when an address is aligned to 4 bytes).

Masked Memory Write To implement the write access to a single bit or a group of bits of target variables, the Masked Memory Write feature is available in the FreeMASTER protocol and it is supported by the driver using the Read-Modify-Write approach.

Be careful when writing to bit fields of volatile variables that are also modified in an application interrupt. The interrupt may be serviced in the middle of a read-modify-write operation and it may cause data corruption.

Oscilloscope The protocol and driver enables any number of variables to be read at once with a single request from the host. This feature is called Oscilloscope and the FreeMASTER tool uses it to display a real-time graph of variable values.

The driver can be configured to support any number of Oscilloscope instances and enable simultaneously running graphs to be displayed on the host computer screen.

Recorder The protocol enables the host to select target variables whose values are then periodically recorded into a dedicated on-board memory buffer. After such data sampling stops (either on a host request or by evaluating a threshold-crossing condition), the data buffer is downloaded to the host and displayed as a graph. The data sampling rate is not limited by the speed of the communication line, so it enables displaying the variable transitions in a very high resolution.

The driver can be configured to support multiple Recorder instances and enable multiple recorder graphs to be displayed on the host screen. Having multiple recorders also enables setting the recording point differently for each instance. For example; one instance may be recording data in a general timer interrupt while another instance may record at a specific control algorithm time in the PWM interrupt.

TSA With the TSA feature, data types and variables can be described directly in the application source code. Such information is later provided to the FreeMASTER tool which may use it instead of reading symbol data from the application ELF executable file.

The information is encoded as so-called TSA tables which become direct part of the application code. The TSA tables contain descriptors of variables that shall be visible to the host tool. The descriptors can describe the memory areas by specifying the address and size of the memory

block or more conveniently using the C variable names directly. Different set of TSA descriptors can be used to encode information about the structure types, unions, enumerations, or arrays.

The driver also supports special types of TSA table entries to describe user resources like external EEPROM and SD Card files, memory-mapped files, virtual directories, web URL hyperlinks, and constant enumerations.

TSA Safety When the TSA is enabled in the application, the TSA Safety can be enabled and validate the memory accesses directly by the embedded-side driver. When the TSA Safety is turned on, any memory request received from the host is validated and accepted only if it belongs to a TSA-described object. The TSA entries can be declared as Read-Write or Read-Only so that the driver can actively deny the write access to the Read-Only objects.

Application commands The Application Commands are high-level messages that can be delivered from the PC Host to the embedded application for further processing. The embedded application can either poll the status, or be called back when a new Application Command arrives to be processed. After the embedded application acknowledges that the command is handled, the host receives the Result Code and reads the other return data from memory. Both the Application Commands and the Result Codes are specific to a given application and it is user's responsibility to define them. The FreeMASTER protocol and the FreeMASTER driver only implement the delivery channel and a set of API calls to enable the Application Command processing in general.

Pipes The Pipes enable buffered and stream-oriented data exchange between the PC Host and the target application. Any pipe can be written to and read from at both ends (either on the PC or the MCU). The data transmission is acknowledged using the special FreeMASTER protocol commands. It is guaranteed that the data bytes are delivered from the writer to the reader in a proper order and without losses.

Serial single-wire operation The MCU Serial Communication Driver natively supports normal dual-wire operation. Because the protocol is half-duplex only, the driver can also operate in two single-wire modes:

- "External" single-wire operation where the Receiver and Transmitter pins are shorted on the board. This mode is supported by default in the MCU driver because the Receiver and Transmitter units are enabled or disabled whenever needed. It is also easy to extend this operation for the RS485 communication.
- "True" single-wire mode which uses only a single pin and the direction switching is made by the UART module. This mode of operation must be enabled by defining the FM-STR_SERIAL_SINGLEWIRE configuration option.

Multi-session support With networking interface it is possible for multiple clients to access the target MCU simultaneously. Reading and writing of target memory is processed atomically so there is no risk of data corruption. The state-full resources such as Recorders or Oscilloscopes are locked to a client session upon first use and access is denied to other clients until lock is released..

Zephyr-specific

Dedicated communication task FreeMASTER communication may run isolated in a dedicated task. The task automates the FMSTR_Init and FMSTR_Poll calls together with periodic activities enabling the FreeMASTER UI to fetch information about tasks and CPU utilization. The task can be started automatically or manually, and it must be assigned a priority to be able to react on interrupts and other communication events. Refer to Zephyr FreeMASTER sample applications which all use this communication task.

Zephyr shell and logging over FreeMASTER pipe FreeMASTER implements a shell backend which may use FreeMASTER pipe as a I/O terminal and logging output. Refer to Zephyr FreeMASTER sample applications which all use this feature.

Automatic TSA tables TSA tables can be declared as "automatic" in Zephyr which make them automatically registered in the table list. This may be very useful when there are many TSA tables or when the tables are defined in different (often unrelated) libraries linked together. In this case user does not need to build a list of all tables manually.

Driver files The driver source files can be found in a top-level src folder, further divided into the sub-folders:

- *src/platforms* platform-specific folder—one folder exists for each supported processor platform (for example; 32-bit Little Endian platform). Each such folder contains a platform header file with data types and a code which implements the potentially platform-specific operations, such as aligned memory access.
- *src/common* folder—contains the common driver source files shared by the driver for all supported platforms. All the *.c* files must be added to the project, compiled, and linked together with the application.
 - *freemaster.h -* master driver header file, which declares the common data types, macros, and prototypes of the FreeMASTER driver API functions.
 - freemaster_cfg.h.example this file can serve as an example of the FreeMASTER driver configuration file. Save this file into a project source code folder and rename it to freemaster_cfg.h. The FreeMASTER driver code includes this file to get the projectspecific configuration options and to optimize the compilation of the driver.
 - *freemaster_defcfg.h* defines the default values for each FreeMASTER configuration option if the option is not set in the *freemaster_cfg.h* file.
 - *freemaster_protocol.h* defines the FreeMASTER protocol constants used internally by the driver.
 - *freemaster_protocol.c* implements the FreeMASTER protocol decoder and handles the basic Get Configuration Value, Memory Read, and Memory Write commands.
 - *freemaster_rec.c* handles the Recorder-specific commands and implements the Recorder sampling and triggering routines. When the Recorder is disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.
 - *freemaster_scope.c* handles the Oscilloscope-specific commands. If the Oscilloscope is disabled by the FreeMASTER driver configuration file, this file compiles as void.
 - *freemaster_pipes.c* implements the Pipes functionality when the Pipes feature is enabled.
 - *freemaster_appcmd.c* handles the communication commands used to deliver and execute the Application Commands within the context of the embedded application. When the Application Commands are disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.

- *freemaster_tsa.c* handles the commands specific to the TSA feature. This feature enables the FreeMASTER host tool to obtain the TSA memory descriptors declared in the embedded application. If the TSA is disabled by the FreeMASTER driver configuration file, this file compiles as void.
- *freemaster_tsa.h* contains the declaration of the macros used to define the TSA memory descriptors. This file is indirectly included into the user application code (via *freemaster.h*).
- *freemaster_sha.c* implements the SHA-1 hash code used in the password authentication algorithm.
- *freemaster_private.h* contains the declarations of functions and data types used internally in the driver. It also contains the C pre-processor statements to perform the compile-time verification of the user configuration provided in the *freemaster_cfg.h* file.
- *freemaster_serial.c* implements the serial protocol logic including the CRC, FIFO queuing, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a character-oriented API exported by the specific low-level driver.
- *freemaster_serial.h* defines the low-level character-oriented Serial API.
- *freemaster_can.c* implements the CAN protocol logic including the CAN message preparation, signalling using the first data byte in the CAN frame, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a message-oriented API exported by the specific lowlevel driver.
- freemaster_can.h defines the low-level message-oriented CAN API.
- *freemaster_net.c* implements the Network protocol transport logic including multiple session management code.
- *freemaster_net.h* definitions related to the Network transport.
- *freemaster_pdbdm.c* implements the packet-driven BDM communication buffer and other communication-related operations.
- *freemaster_utils.c* aligned memory copy routines, circular buffer management and other utility functions
- *freemaster_utils.h* definitions related to utility code.
- *src/drivers/[sdk]/serial* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
 - *freemaster_serial_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the UART, LPUART, USART, and other kinds of Serial communication modules.
- *src/drivers/[sdk]/can* contains the code related to the serial communication implemented using one of the supported SDK frameworks.
 - *freemaster_XXX.c* and *.h* implement low-level access to the communication peripheral registers. Different files exist for the FlexCAN, msCAN, MCAN, and other kinds of CAN communication modules.
- *src/drivers/[sdk]/network* contains low-level code adapting the FreeMASTER Network transport to an underlying TCP/IP or RTT stack.
 - *freemaster_net_lwip_tcp.c* and *_udp.c* default networking implementation of TCP and UDP transports using lwIP stack.
 - freemaster_net_segger_rtt.c implementation of network transport using Segger J-Link RTT interface

Driver configuration The driver is configured using a single header file (*freemaster_cfg.h*). Create this file and save it together with other project source files before compiling the driver code. All FreeMASTER driver source files include the *freemaster_cfg.h* file and use the macros defined here for the conditional and parameterized compilation. The C compiler must locate the configuration file when compiling the driver files. Typically, it can be achieved by putting this file into a folder where the other project-specific included files are stored.

As a starting point to create the configuration file, get the *freemaster_cfg.h.example* file, rename it to *freemaster_cfg.h*, and save it into the project area.

Note: It is NOT recommended to leave the *freemaster_cfg.h* file in the FreeMASTER driver source code folder. The configuration file must be placed at a project-specific location, so that it does not affect the other applications that use the same driver.

Configurable items This section describes the configuration options which can be defined in *freemaster_cfg.h.*

Interrupt modes

#define FMSTR_LONG_INTR [0|1] #define FMSTR_SHORT_INTR [0|1] #define FMSTR_POLL_DRIVEN [0|1]

Value Type boolean (0 or 1)

Description Exactly one of the three macros must be defined to non-zero. The others must be defined to zero or left undefined. The non-zero-defined constant selects the interrupt mode of the driver. See *Driver interrupt modes*.

- FMSTR_LONG_INTR long interrupt mode
- FMSTR_SHORT_INTR short interrupt mode
- FMSTR_POLL_DRIVEN poll-driven mode

Note: Some options may not be supported by all communication interfaces. For example, the FMSTR_SHORT_INTR option is not supported by the USB_CDC interface.

Protocol transport

#define FMSTR_TRANSPORT [identifier]

Value Type Driver identifiers are structure instance names defined in FreeMASTER source code. Specify one of existing instances to make use of the protocol transport.

Description Use one of the pre-defined constants, as implemented by the FreeMASTER code. The current driver supports the following transports:

- FMSTR_SERIAL serial communication protocol
- FMSTR_CAN using CAN communication
- FMSTR_PDBDM using packet-driven BDM communication
- FMSTR_NET network communication using TCP or UDP protocol

Serial transport This section describes configuration parameters used when serial transport is used:

#define FMSTR_TRANSPORT FMSTR_SERIAL

FMSTR_SERIAL_DRV Select what low-level driver interface will be used when implementing the Serial communication.

#define FMSTR_SERIAL_DRV [identifier]

Value Type Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing serial driver instances.

Description When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/serial* implementation):

- **FMSTR_SERIAL_MCUX_UART** UART driver
- FMSTR_SERIAL_MCUX_LPUART LPUART driver
- FMSTR_SERIAL_MCUX_USART USART driver
- FMSTR_SERIAL_MCUX_MINIUSART miniUSART driver
- FMSTR_SERIAL_MCUX_QSCI DSC QSCI driver
- **FMSTR_SERIAL_MCUX_USB** USB/CDC class driver (also see code in the */sup-port/mcuxsdk_usb* folder)
- FMSTR_SERIAL_56F800E_EONCE DSC JTAG EOnCE driver

Other SDKs or BSPs may define custom low-level driver interface structure which may be used as FMSTR_SERIAL_DRV. For example:

• **FMSTR_SERIAL_DREG_UART** - demonstrates the low-level interface implemented without the MCUXpresso SDK and using direct access to peripheral registers.

FMSTR_SERIAL_BASE

#define FMSTR_SERIAL_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

Description Specify the base address of the UART, LPUART, USART, or other serial peripheral module to be used for the communication. This value is not defined by default. User application should call FMSTR_SetSerialBaseAddress() to select the peripheral module.

FMSTR_COMM_BUFFER_SIZE

#define FMSTR_COMM_BUFFER_SIZE [number]

Value Type 0 or a value in range 32...255

Description Specify the size of the communication buffer to be allocated by the driver. Default value, which suits all driver features, is used when this option is defined as 0.

FMSTR_COMM_RQUEUE_SIZE

#define FMSTR_COMM_RQUEUE_SIZE [number]

Value Type Value in range 0...255

Description Specify the size of the FIFO receiver queue used to quickly receive and store characters in the FMSTR_SHORT_INTR interrupt mode. The default value is 32 B.

FMSTR_SERIAL_SINGLEWIRE

#define FMSTR_SERIAL_SINGLEWIRE [0|1]

Value Type Boolean 0 or 1.

Description Set to non-zero to enable the "True" single-wire mode which uses a single MCU pin to communicate. The low-level driver enables the pin direction switching when the MCU peripheral supports it.

CAN Bus transport This section describes configuration parameters used when CAN transport is used:

#define FMSTR_TRANSPORT FMSTR_CAN

FMSTR_CAN_DRV Select what low-level driver interface will be used when implementing the CAN communication.

#define FMSTR_CAN_DRV [identifier]

Value Type Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing CAN driver instances.

Description When using MCUXpresso SDK, use one of the following constants (see /*drivers/mcuxsdk/can implementation*):

- FMSTR_CAN_MCUX_FLEXCAN FlexCAN driver
- FMSTR_CAN_MCUX_MCAN MCAN driver
- FMSTR_CAN_MCUX_MSCAN msCAN driver
- FMSTR_CAN_MCUX_DSCFLEXCAN DSC FlexCAN driver
- FMSTR_CAN_MCUX_DSCMSCAN DSC msCAN driver

Other SDKs or BSPs may define the custom low-level driver interface structure which may be used as FMSTR_CAN_DRV.

FMSTR_CAN_BASE

#define FMSTR_CAN_BASE [address|symbol]

Value Type Optional address value (numeric or symbolic)

FMSTR_CAN_CMDID

#define FMSTR_CAN_CMDID [number]

Value Type CAN identifier (11-bit or 29-bit number)

Description CAN message identifier used for FreeMASTER commands (direction from PC Host tool to target application). When declaring 29-bit identifier, combine the numeric value with FMSTR_CAN_EXTID bit. Default value is 0x7AA.

FMSTR_CAN_RSPID

#define FMSTR_CAN_RSPID [number]

Value Type CAN identifier (11-bit or 29-bit number)

Description CAN message identifier used for responding messages (direction from target application to PC Host tool). When declaring 29-bit identifier, combine the numeric value with FMSTR_CAN_EXTID bit. Note that both *CMDID* and *RSPID* values may be the same. Default value is 0x7AA.

FMSTR_FLEXCAN_TXMB

#define FMSTR_FLEXCAN_TXMB [number]

Value Type Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

Description Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame transmission. Default value is 0.

FMSTR_FLEXCAN_RXMB

#define FMSTR_FLEXCAN_RXMB [number]

Value Type Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

Description Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame reception. Note that the FreeMASTER driver may also operate with a common message buffer used by both TX and RX directions. Default value is 1.

Network transport This section describes configuration parameters used when Network transport is used:

#define FMSTR_TRANSPORT FMSTR_NET

FMSTR_NET_DRV Select network interface implementation.

#define FMSTR_NET_DRV [identifier]

Value Type Identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing NET driver instances.

Description When using MCUXpresso SDK, use one of the following constants (see /drivers/mcuxsdk/network implementation):

- FMSTR_NET_LWIP_TCP TCP communication using lwIP stack
- FMSTR_NET_LWIP_UDP UDP communication using lwIP stack
- FMSTR_NET_SEGGER_RTT Communication using SEGGER J-Link RTT interface

Other SDKs or BSPs may define the custom networking interface which may be used as FM-STR_CAN_DRV.

Add another row below:

FMSTR_NET_PORT

#define FMSTR_NET_PORT [number]

Value Type TCP or UDP port number (short integer)

Description Specifies the server port number used by TCP or UDP protocols.

FMSTR_NET_BLOCKING_TIMEOUT

#define FMSTR_NET_BLOCKING_TIMEOUT [number]

Value Type Timeout as number of milliseconds

Description This value specifies a timeout in milliseconds for which the network socket operations may block the execution inside *FMSTR_Poll*. This may be set high (e.g. 250) when a dedicated RTOS task is used to handle FreeMASTER protocol polling. Set to a lower value when the polling task is also responsible for other operations. Set to 0 to attempt to use non-blocking socket operations.

FMSTR_NET_AUTODISCOVERY

#define FMSTR_NET_AUTODISCOVERY [0|1]

Value Type Boolean 0 or 1.

Description This option enables the FreeMASTER driver to use a separate UDP socket to broadcast auto-discovery messages to network. This helps the FreeMASTER tool to discover the target device address, port and protocol options.

Debugging options

FMSTR_DISABLE

#define FMSTR_DISABLE [0|1]

Value Type boolean (0 or 1)

Description Define as non-zero to disable all FreeMASTER features, exclude the driver code from build, and compile all its API functions empty. This may be useful to remove FreeMASTER without modifying any application source code. Default value is 0 (false).

FMSTR_DEBUG_TX

#define FMSTR_DEBUG_TX [0|1]

Value Type Boolean 0 or 1.

Description Define as non-zero to enable the driver to periodically transmit test frames out on the selected communication interface (SCI or CAN). With the debug transmission enabled, it is simpler to detect problems in the baudrate or other communication configuration settings.

The test frames are transmitted until the first valid command frame is received from the PC Host tool. The test frame is a valid error status frame, as defined by the protocol format. On the serial line, the test frame consists of three printable characters (+©W) which are easy to capture using the serial terminal tools.

This feature requires the FMSTR_Poll() function to be called periodically. Default value is 0 (false).

FMSTR_APPLICATION_STR

#define FMSTR_APPLICATION_STR

Value Type String.

Description Name of the application visible in FreeMASTER host application.

Memory access

FMSTR_USE_READMEM

#define FMSTR_USE_READMEM [0|1]

Value Type Boolean 0 or 1.

Description Define as non-zero to implement the Memory Read command and enable FreeMASTER to have read access to memory and variables. The access can be further restricted by using a TSA feature. Default value is 1 (true).

FMSTR_USE_WRITEMEM

#define FMSTR_USE_WRITEMEM [0|1]

Value Type Boolean 0 or 1.

Description Define as non-zero to implement the Memory Write command. The default value is 1 (true).

Oscilloscope options

FMSTR_USE_SCOPE

#define FMSTR_USE_SCOPE [number]

Value Type Integer number.

Description Number of Oscilloscope instances to be supported. Set to 0 to disable the Oscilloscope feature. Default value is 0.

FMSTR_MAX_SCOPE_VARS

#define FMSTR_MAX_SCOPE_VARS [number]

Value Type Integer number larger than 2.

Description Number of variables to be supported by each Oscilloscope instance. Default value is 8.

Recorder options

FMSTR_USE_RECORDER

 $\# define \ FMSTR_USE_RECORDER \ [number]$

Value Type Integer number.

Description Number of Recorder instances to be supported. Set to 0 to disable the Recorder feature. Default value is 0.

FMSTR_REC_BUFF_SIZE

 $\# define \ FMSTR_REC_BUFF_SIZE \ [number]$

Value Type Integer number larger than 2.

Description Defines the size of the memory buffer used by the Recorder instance #0. Default: not defined, user shall call 'FMSTR_RecorderCreate()" API function to specify this parameter in run time.

FMSTR_REC_TIMEBASE

#define FMSTR_REC_TIMEBASE [time specification]

Value Type Number (nanoseconds time).

Description Defines the base sampling rate in nanoseconds (sampling speed) Recorder instance #0.

Use one of the following macros:

- FMSTR_REC_BASE_SECONDS(x)
- FMSTR_REC_BASE_MILLISEC(x)
- FMSTR_REC_BASE_MICROSEC(x)
- FMSTR_REC_BASE_NANOSEC(x)

Default: not defined, user shall call 'FMSTR_RecorderCreate()" API function to specify this parameter in run time.

FMSTR_REC_FLOAT_TRIG

 $\# define \ FMSTR_REC_FLOAT_TRIG \ [0|1]$

Value Type Boolean 0 or 1.

Description Define as non-zero to implement the floating-point triggering. Be aware that floating-point triggering may grow the code size by linking the floating-point standard library. Default value is 0 (false).

Application Commands options

FMSTR_USE_APPCMD

#define FMSTR_USE_APPCMD [0|1]

Value Type Boolean 0 or 1.

Description Define as non-zero to implement the Application Commands feature. Default value is 0 (false).

FMSTR_APPCMD_BUFF_SIZE

#define FMSTR_APPCMD_BUFF_SIZE [size]

Value Type Numeric buffer size in range 1..255

Description The size of the Application Command data buffer allocated by the driver. The buffer stores the (optional) parameters of the Application Command which waits to be processed.

FMSTR_MAX_APPCMD_CALLS

#define FMSTR_MAX_APPCMD_CALLS [number]

Value Type Number in range 0..255

 $\label{eq:Description} \begin{array}{ll} \mbox{The number of different Application Commands that can be assigned a callback handler function using $FMSTR_RegisterAppCmdCall()$. Default value is 0$. \\ \end{array}$

TSA options

FMSTR_USE_TSA

#define FMSTR_USE_TSA [0|1]

Value Type Boolean 0 or 1.

Description Enable the FreeMASTER TSA feature to be used. With this option enabled, the TSA tables defined in the applications are made available to the FreeMASTER host tool. Default value is 0 (false).

FMSTR_USE_TSA_SAFETY

#define FMSTR_USE_TSA_SAFETY [0|1]

Value Type Boolean 0 or 1.

Description Enable the memory access validation in the FreeMASTER driver. With this option, the host tool is not able to access the memory which is not described by at least one TSA descriptor. Also a write access is denied for objects defined as read-only in TSA tables. Default value is 0 (false).

FMSTR_USE_TSA_INROM

#define FMSTR_USE_TSA_INROM [0|1]

Value Type Boolean 0 or 1.

Description Declare all TSA descriptors as *const*, which enables the linker to put the data into the flash memory. The actual result depends on linker settings or the linker commands used in the project. Default value is 0 (false).

FMSTR_USE_TSA_DYNAMIC

#define FMSTR_USE_TSA_DYNAMIC [0|1]

Value Type Boolean 0 or 1.

Description Enable runtime-defined TSA entries to be added to the TSA table by the FM-STR_SetUpTsaBuff() and FMSTR_TsaAddVar() functions. Default value is 0 (false).

Pipes options

FMSTR_USE_PIPES

#define FMSTR_USE_PIPES [0|1]

Value Type Boolean 0 or 1.

Description Enable the FreeMASTER Pipes feature to be used. Default value is 0 (false).

FMSTR_MAX_PIPES_COUNT

#define FMSTR_MAX_PIPES_COUNT [number]

Value Type Number in range 1..63.

Description The number of simultaneous pipe connections to support. The default value is 1.

Driver interrupt modes To implement the communication, the FreeMASTER driver handles the Serial or CAN module's receive and transmit requests. Use the *freemaster_cfg.h* configuration file to select whether the driver processes the communication automatically in the interrupt service routine handler or if it only polls the status of the module (typically during the application idle time).

This section describes each of the interrupt mode in more details.

Completely Interrupt-Driven operation Activated using:

#define FMSTR_LONG_INTR 1

In this mode, both the communication and the FreeMASTER protocol decoding is done in the *FMSTR_SerialIsr, FMSTR_CanIsr*, or other interrupt service routine. Because the protocol execution may be a lengthy task (especially with the TSA-Safety enabled) it is recommended to use this mode only if the interrupt prioritization scheme is possible in the application and the FreeMAS-TER interrupt is assigned to a lower (the lowest) priority.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the FMSTR_SerialIsr or FM-STR_CanIsr functions from that handler.

Mixed Interrupt and Polling Modes Activated using:

#define FMSTR_SHORT_INTR 1

In this mode, the communication processing time is split between the interrupt routine and the main application loop or task. The raw communication is handled by the *FMSTR_SerialIsr, FM-STR_CanIsr*, or other interrupt service routine, while the protocol decoding and execution is handled by the *FMSTR_Poll* routine. Call *FMSTR_Poll* during the idle time in the application main loop.

The interrupt processing in this mode is relatively fast and deterministic. Upon a serial-receive event, the received character is only placed into a FIFO-like queue and it is not further processed. Upon a CAN receive event, the received frame is stored into a receive buffer. When transmitting, the characters are fetched from the prepared transmit buffer.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the *FMSTR_SerialIsr* or *FM-STR_CanIsr* functions from that handler.

When the serial interface is used as the serial communication interface, ensure that the *FM*-*STR_Poll* function is called at least once per *N* character time periods. *N* is the length of the FreeMASTER FIFO queue (*FMSTR_COMM_RQUEUE_SIZE*) and the character time is the time needed to transmit or receive a single byte over the SCI line.

Completely Poll-driven

#define FMSTR_POLL_DRIVEN 1

In this mode, both the communication and the FreeMASTER protocol decoding are done in the *FMSTR_Poll* routine. No interrupts are needed and the *FMSTR_SerialIsr*, *FMSTR_CanIsr*, and similar handlers compile to an empty code.

When using this mode, ensure that the *FMSTR_Poll* function is called by the application at least once per the serial "character time" which is the time needed to transmit or receive a single character.

In the latter two modes (*FMSTR_SHORT_INTR* and *FMSTR_POLL_DRIVEN*), the protocol handling takes place in the FMSTR_Poll routine. An application interrupt can occur in the middle of the

Read Memory or Write Memory commands' execution and corrupt the variable being accessed by the FreeMASTER driver. In these two modes, some issues or glitches may occur when using FreeMASTER to visualize or monitor volatile variables modified in interrupt servicing code.

The same issue may appear even in the full interrupt mode (FMSTR_LONG_INTR), if volatile variables are modified in the interrupt code with a priority higher than the priority of the communication interrupt.

Data types Simple portability was one of the main requirements when writing the FreeMAS-TER driver. This is why the driver code uses the privately-declared data types and the vast majority of the platform-dependent code is separated in the platform-dependent source files. The data types used in the driver API are all defined in the platform-specific header file.

To prevent name conflicts with the symbols used in the application, all data types, macros, and functions have the FMSTR_prefix. The only global variables used in the driver are the transport and low-level API structures exported from the driver-implementation layer to upper layers. Other than that, all private variables are declared as static and named using the fmstr_prefix.

Communication interface initialization The FreeMASTER driver does not perform neither the initialization nor the configuration of the peripheral module that it uses to communicate. It is the application startup code responsibility to configure the communication module before the FreeMASTER driver is initialized by the FMSTR_Init call.

When the Serial communication module is used as the FreeMASTER communication interface, configure the UART receive and transmit pins, the serial communication baud rate, parity (no-parity), the character length (eight bits), and the number of stop bits (one) before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected serial peripheral module. Call the FMSTR_SerialIsr function from the application handler.

When a CAN module is used as the FreeMASTER communication interface, configure the CAN receive and transmit pins and the CAN module bit rate before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected CAN peripheral module. Call the FMSTR_CanIsr function from the application handler.

Note: It is not necessary to enable or unmask the serial nor the CAN interrupts before initializing the FreeMASTER driver. The driver enables or disables the interrupts and communication lines, as required during runtime.

FreeMASTER Recorder calls When using the FreeMASTER Recorder in the application (FM-STR_USE_RECORDER > 0), call the FMSTR_RecorderCreate function early after FMSTR_Init to set up each recorder instance to be used in the application. Then call the FMSTR_Recorder function periodically in the code where the data recording should occur. A typical place to call the Recorder routine is at the timer or PWM interrupts, but it can be anywhere else. The example applications provided together with the driver code call the FMSTR_Recorder in the main application loop.

In applications where FMSTR_Recorder is called periodically with a constant period, specify the period in the Recorder configuration structure before calling FMSTR_RecorderCreate. This setting enables the PC Host FreeMASTER tool to display the X-axis of the Recorder graph properly scaled for the time domain.

Driver usage Start using or evaluating FreeMASTER by opening some of the example applications available in the driver setup package.

Follow these steps to enable the basic FreeMASTER connectivity in the application:

- Make sure that all **c* files of the FreeMASTER driver from the *src/common/platforms/[your_platform]* folder are a part of the project. See *Driver files* for more details.
- Configure the FreeMASTER driver by creating or editing the *freemaster_cfg.h* file and by saving it into the application project directory. See *Driver configuration* for more details.
- Include the *freemaster.h* file into any application source file that makes the FreeMASTER API calls.
- Initialize the Serial or CAN modules. Set the baud rate, parity, and other parameters of the communication. Do not enable the communication interrupts in the interrupt mask registers.
- For the FMSTR_LONG_INTR and FMSTR_SHORT_INTR modes, install the applicationspecific interrupt routine and call the FMSTR_SerialIsr or FMSTR_CanIsr functions from this handler.
- Call the FMSTR_Init function early on in the application initialization code.
- Call the FMSTR_RecorderCreate functions for each Recorder instance to enable the Recorder feature.
- In the main application loop, call the FMSTR_Poll API function periodically when the application is idle.
- For the FMSTR_SHORT_INTR and FMSTR_LONG_INTR modes, enable the interrupts globally so that the interrupts can be handled by the CPU.

Communication troubleshooting The most common problem that causes communication issues is a wrong baud rate setting or a wrong pin multiplexer setting of the target MCU. When a communication between the PC Host running FreeMASTER and the target MCU cannot be established, try enabling the FMSTR_DEBUG_TX option in the *freemaster_cfg.h* file and call the FM-STR_Poll function periodically in the main application task loop.

With this feature enabled, the FreeMASTER driver periodically transmits a test frame through the Serial or CAN lines. Use a logic analyzer or an oscilloscope to monitor the signals at the communication pins of the CPU device to examine whether the bit rate and signal polarity are configured properly.

Driver API

This section describes the driver Application Programmers' Interface (API) needed to initialize and use the FreeMASTER serial communication driver.

Control API There are three key functions to initialize and use the driver.

FMSTR_Init

Prototype

FMSTR_BOOL FMSTR_Init(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster_protocol.c*

Description This function initializes the internal variables of the FreeMASTER driver and enables the communication interface. This function does not change the configuration of the selected communication module. The hardware module must be initialized before the *FMSTR_Init* function is called.

A call to this function must occur before calling any other FreeMASTER driver API functions.

FMSTR_Poll

Prototype

void FMSTR_Poll(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster_protocol.c*

Description In the poll-driven or short interrupt modes, this function handles the protocol decoding and execution (see *Driver interrupt modes*). In the poll-driven mode, this function also handles the communication interface with the PC. Typically, the *FMSTR_Poll* function is called during the "idle" time in the main application task loop.

To prevent the receive data overflow (loss) on a serial interface, make sure that the FMSTR_Poll function is called at least once per the time calculated as:

N * Tchar

where:

- *N* is equal to the length of the receive FIFO queue (configured by the FM-STR_COMM_RQUEUE_SIZE macro). *N* is 1 for the poll-driven mode.
- *Tchar* is the character time, which is the time needed to transmit or receive a single byte over the SCI line.

Note: In the long interrupt mode, this function typically compiles as an empty function and can still be called. It is worthwhile to call this function regardless of the interrupt mode used in the application. This approach enables a convenient switching between the different interrupt modes only by changing the configuration macros in the *freemaster_cfg.h* file.

FMSTR_SerialIsr / FMSTR_CanIsr

Prototype

void FMSTR_SerialIsr(void); void FMSTR_CanIsr(void);

- Declaration: freemaster.h
- Implementation: *hw-specific low-level driver C file*

Description This function contains the interrupt-processing code of the FreeMASTER driver. In long or short interrupt modes (see *Driver interrupt modes*), this function must be called from the application interrupt service routine registered for the communication interrupt vector. On platforms where the communication module uses multiple interrupt vectors, the application should register a handler for all vectors and call this function at each interrupt.

Note: In a poll-driven mode, this function is compiled as an empty function and does not have to be used.

Recorder API

FMSTR_RecorderCreate

Prototype

FMSTR_BOOL FMSTR_RecorderCreate(FMSTR_INDEX recIndex, FMSTR_REC_BUFF* buffCfg);

- Declaration: *freemaster.h*
- Implementation: *freemaster_rec.c*

Description This function registers a recorder instance and enables it to be used by the PC Host tool. Call this function for all recorder instances from 0 to the maximum number defined by the FMSTR_USE_RECORDER configuration option (minus one). An exception to this requirement is the recorder of instance 0 which may be automatically configured by FM-STR_Init when the *freemaster_cfg.h* configuration file defines the *FMSTR_REC_BUFF_SIZE* and *FMSTR_REC_TIMEBASE* options.

For more information, see *Configurable items*.

FMSTR_Recorder

Prototype

void FMSTR_Recorder(FMSTR_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster_rec.c*

Description This function takes a sample of the variables being recorded using the FreeMAS-TER Recorder instance *recIndex*. If the selected Recorder is not active when the *FMSTR_Recorder* function is being called, the function returns immediately. When the Recorder is active, the values of the variables being recorded are copied into the recorder buffer and the trigger conditions are evaluated.

If a trigger condition is satisfied, the Recorder enters the post-trigger mode, where it counts down the follow-up samples (number of *FMSTR_Recorder* function calls) and de-activates the Recorder when the required post-trigger samples are finished.

The *FMSTR_Recorder* function is typically called in the timer or PWM interrupt service routines. This function can also be called in the application main loop (for testing purposes).

FMSTR_RecorderTrigger

Prototype

void FMSTR_RecorderTrigger(FMSTR_INDEX recIndex);

- Declaration: freemaster.h
- Implementation: *freemaster_rec.c*

Description This function forces the Recorder trigger condition to happen, which causes the Recorder to be automatically deactivated after the post-trigger samples are sampled. Use this function in the application code for programmatic control over the Recorder triggering. This can be useful when a more complex triggering conditions need to be used.

Fast Recorder API The Fast Recorder feature is not available in the FreeMASTER driver version 3. This feature was heavily dependent on the target platform and it was only available for the 56F8xxxx DSCs.

TSA Tables When the TSA is enabled in the FreeMASTER driver configuration file (by setting the FMSTR_USE_TSA macro to a non-zero value), it defines the so-called TSA tables in the application. This section describes the macros that must to be used to define the TSA tables.

There can be any number of TSA tables spread across the application source files. There must be always exactly one TSA Table List defined, which informs the FreeMASTER driver about the active TSA tables.

When there is at least one TSA table and one TSA Table List defined in the application, the TSA information automatically appears in the FreeMASTER symbols list. The symbols can then be used to create FreeMASTER variables for visualization or control.

TSA table definition The TSA table describes the static or global variables together with their address, size, type, and access-protection information. If the TSA-described variables are of a structure type, the TSA table may also describe this type and provide an access to the individual structure members of the variable.

The TSA table definition begins with the FMSTR_TSA_TABLE_BEGIN macro with a *table_id* identifying the table. The *table_id* shall be a valid C-langiage symbol.

 $FMSTR_TSA_TABLE_BEGIN(table_id)$

After this opening macro, the TSA descriptors are placed using these macros:

```
/* Adding variable descriptors */
FMSTR_TSA_RW_VAR(name, type) /* read/write variable entry */
FMSTR_TSA_RO_VAR(name, type) /* read-only variable entry */
/* Description of complex data types */
FMSTR_TSA_STRUCT(struct_name) /* structure or union type entry */
FMSTR_TSA_MEMBER(struct_name, member_name, type) /* structure member entry */
/* Memory blocks */
FMSTR_TSA_RW_MEM(name, type, address, size) /* read/write memory block */
FMSTR_TSA_RO_MEM(name, type, address, size) /* read-only memory block */
```

The table is closed using the FMSTR_TSA_TABLE_END macro:

FMSTR_TSA_TABLE_END()

TSA descriptor parameters The TSA descriptor macros accept these parameters:

- *name* variable name. The variable must be defined before the TSA descriptor references it.
- *type* variable or member type. Only one of the pre-defined type constants may be used (see below).
- *struct_name* structure type name. The type must be defined (typedef) before the TSA descriptor references it.

• *member_name* — structure member name.

Note: The structure member descriptors (FMSTR_TSA_MEMBER) must immediately follow the parent structure descriptor (FMSTR_TSA_STRUCT) in the table.

Note: To write-protect the variables in the FreeMASTER driver (FMSTR_TSA_RO_VAR), enable the TSA-Safety feature in the configuration file.

TSA variable types The table lists *type* identifiers which can be used in TSA descriptors:

Constant	Description
FMSTR_TSA_UINTn	Unsigned integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_SINTn	Signed integer type of size <i>n</i> bits (n=8,16,32,64)
FMSTR_TSA_FRACn	Fractional number of size <i>n</i> bits (n=16,32,64).
FMSTR_TSA_FRAC_Q(<i>m</i> , <i>n</i>)	Signed fractional number in general Q form (m+n+1 total bits)
FMSTR_TSA_FRAC_UQ(<i>m</i> , <i>n</i>)	Unsigned fractional number in general UQ form (m+n total bits)
FMSTR_TSA_FLOAT	4-byte standard IEEE floating-point type
FMSTR_TSA_DOUBLE	8-byte standard IEEE floating-point type
FMSTR_TSA_POINTER	Generic pointer type defined (platform-specific 16 or 32 bit)
FM- STR_TSA_USERTYPE(name)	Structure or union type declared with FMSTR_TSA_STRUCT record

TSA table list There shall be exactly one TSA Table List in the application. The list contains one entry for each TSA table defined anywhere in the application.

The TSA Table List begins with the FMSTR_TSA_TABLE_LIST_BEGIN macro and continues with the TSA table entries for each table.

FMSTR_TSA_TABLE_LIST_BEGIN()

FMSTR_TSA_TABLE(table_id) FMSTR_TSA_TABLE(table_id2) FMSTR_TSA_TABLE(table_id3)

The list is closed with the FMSTR_TSA_TABLE_LIST_END macro:

FMSTR_TSA_TABLE_LIST_END()

TSA Active Content entries FreeMASTER v2.0 and higher supports TSA Active Content, enabling the TSA tables to describe the memory-mapped files, virtual directories, and URL hyperlinks. FreeMASTER can access such objects similarly to accessing the files and folders on the local hard drive.

With this set of TSA entries, the FreeMASTER pages can be embedded directly into the target MCU flash and accessed by FreeMASTER directly over the communication line. The HTML-coded pages rendered inside the FreeMASTER window can access the TSA Active Content resources using a special URL referencing the *fmstr:* protocol.

This example provides an overview of the supported TSA Active Content entries:

```
FMSTR_TSA_TABLE_BEGIN(files_and_links)
```

```
/* Directory entry applies to all subsequent MEMFILE entries */
FMSTR_TSA_DIRECTORY("/text_files") /* entering a new virtual directory */
```

(continues on next page)

(continued from previous page)

/* The readme.txt file will be accessible at the fmstr://text_files/readme.txt URL */ FMSTR_TSA_MEMFILE("readme.txt", readme_txt, sizeof(readme_txt)) /* memory-mapped file */

/* Files can also be specified with a full path so the DIRECTORY entry does not apply */ FMSTR_TSA_MEMFILE("/index.htm", index, sizeof(index)) /* memory-mapped file */ FMSTR_TSA_MEMFILE("/prj/demo.pmp", demo_pmp, sizeof(demo_pmp)) /* memory-mapped file */

/* Hyperlinks can point to a local MEMFILE object or to the Internet */ FMSTR_TSA_HREF("Board's Built-in Welcome Page", "/index.htm") FMSTR_TSA_HREF("FreeMASTER Home Page", "http://www.nxp.com/freemaster")

/* Project file links simplify opening the projects from any URLs */ FMSTR_TSA_PROJECT("Demonstration Project (embedded)", "/prj/demo.pmp") FMSTR_TSA_PROJECT("Full Project (online)", "http://mycompany.com/prj/demo.pmp")

FMSTR_TSA_TABLE_END()

TSA API

FMSTR_SetUpTsaBuff

Prototype

FMSTR_BOOL FMSTR_SetUpTsaBuff(FMSTR_ADDR buffAddr, FMSTR_SIZE buffSize);

- Declaration: freemaster.h
- Implementation: *freemaster_tsa.c*

Arguments

- *buffAddr* [in] address of the memory buffer for the dynamic TSA table
- *buffSize* [in] size of the memory buffer which determines the maximum number of TSA entries to be added in the runtime

Description This function must be used to assign the RAM memory buffer to the TSA subsystem when FMSTR_USE_TSA_DYNAMIC is enabled. The memory buffer is then used to store the TSA entries added dynamically to the runtime TSA table using the FMSTR_TsaAddVar function call. The runtime TSA table is processed by the FreeMASTER PC Host tool along with all static tables as soon as the communication port is open.

The size of the memory buffer determines the number of TSA entries that can be added dynamically. Depending on the MCU platform, one TSA entry takes either 8 or 16 bytes.

FMSTR_TsaAddVar

Prototype

```
FMSTR_BOOL FMSTR_TsaAddVar(FMSTR_TSATBL_STRPTR tsaName, FMSTR_TSATBL_STRPTR

→ tsaType,

FMSTR_TSATBL_VOIDPTR varAddr, FMSTR_SIZE32 varSize,

FMSTR_SIZE flags);
```

• Declaration: *freemaster.h*

• Implementation: *freemaster_tsa.c*

Arguments

- *tsaName* [in] name of the object
- *tsaType* [in] name of the object type
- varAddr [in] address of the object
- varSize [in] size of the object
- *flags* [in] access flags; a combination of these values:
 - *FMSTR_TSA_INFO_RO_VAR* read-only memory-mapped object (typically a variable)
 - FMSTR_TSA_INFO_RW_VAR read/write memory-mapped object
 - *FMSTR_TSA_INFO_NON_VAR* other entry, describing structure types, structure members, enumerations, and other types

Description This function can be called only when the dynamic TSA table is enabled by the FMSTR_USE_TSA_DYNAMIC configuration option and when the FMSTR_SetUpTsaBuff function call is made to assign the dynamic TSA table memory. This function adds an entry into the dynamic TSA table. It can be used to register a read-only or read/write memory object or describe an item of the user-defined type.

See *TSA table definition* for more details about the TSA table entries.

Application Commands API

FMSTR_GetAppCmd

Prototype

FMSTR_APPCMD_CODE FMSTR_GetAppCmd(void);

- Declaration: *freemaster.h*
- Implementation: *freemaster_appcmd.c*

Description This function can be used to detect if there is an Application Command waiting to be processed by the application. If no command is pending, this function returns the FM-STR_APPCMDRESULT_NOCMD constant. Otherwise, this function returns the code of the Application Command that must be processed. Use the FMSTR_AppCmdAck call to acknowledge the Application Command after it is processed and to return the appropriate result code to the host.

The FMSTR_GetAppCmd function does not report the commands for which a callback handler function exists. If the FMSTR_GetAppCmd function is called when a callback-registered command is pending (and before it is actually processed by the callback function), this function returns FMSTR_APPCMDRESULT_NOCMD.

FMSTR_GetAppCmdData

Prototype

FMSTR_APPCMD_PDATA FMSTR_GetAppCmdData(FMSTR_SIZE* dataLen);

- Declaration: freemaster.h
- Implementation: *freemaster_appcmd.c*

Arguments

• *dataLen* [out] - pointer to the variable that receives the length of the data available in the buffer. It can be NULL when this information is not needed.

Description This function can be used to retrieve the Application Command data when the application determines that an Application Command is pending (see *FMSTR_GetAppCmd*).

There is just a single buffer to hold the Application Command data (the buffer length is FM-STR_APPCMD_BUFF_SIZE bytes). If the data are to be used in the application after the command is processed by the FMSTR_AppCmdAck call, copy the data out to a private buffer.

FMSTR_AppCmdAck

Prototype

void FMSTR_AppCmdAck(FMSTR_APPCMD_RESULT resultCode);

- Declaration: *freemaster.h*
- Implementation: *freemaster_appcmd.c*

Arguments

• *resultCode* [in] - the result code which is to be returned to FreeMASTER

Description This function is used when the Application Command processing finishes in the application. The resultCode passed to this function is returned back to the host and the driver is re-initialized to expect the next Application Command.

After this function is called and before the next Application Command arrives, the return value of the FMSTR_GetAppCmd function is FMSTR_APPCMDRESULT_NOCMD.

FMSTR_AppCmdSetResponseData

Prototype

 $void\ FMSTR_AppCmdSetResponseData(FMSTR_ADDR\ resultDataAddr,\ FMSTR_SIZE\ resultDataLen);$

- Declaration: *freemaster.h*
- Implementation: *freemaster_appcmd.c*

Arguments

- *resultDataAddr* [in] pointer to the data buffer that is to be copied to the Application Command data buffer
- *resultDataLen* [in] length of the data to be copied. It must not exceed the FM-STR_APPCMD_BUFF_SIZE value.

Description This function can be used before the Application Command processing finishes, when there are data to be returned back to the PC.

The response data buffer is copied into the Application Command data buffer, from where it is accessed when the host requires it. Do not use FMSTR_GetAppCmdData and the data buffer after FMSTR_AppCmdSetResponseData is called.

Note: The current version of FreeMASTER does not support the Application Command response data.

FMSTR_RegisterAppCmdCall

Prototype

 $\label{eq:str_bound} FMSTR_BOOL\ FMSTR_RegisterAppCmdCall(FMSTR_APPCMD_CODE\ appCmdCode,\ FMSTR_opPCMDFUNC\ callbackFunc);$

- Declaration: *freemaster.h*
- Implementation: *freemaster_appcmd.c*

Arguments

- appCmdCode [in] the Application Command code for which the callback is to be registered
- *callbackFunc* [in] pointer to the callback function that is to be registered. Use NULL to unregister a callback registered previously with this Application Command.

Return value This function returns a non-zero value when the callback function was successfully registered or unregistered. It can return zero when trying to register a callback function for more than FMSTR_MAX_APPCMD_CALLS different Application Commands.

Description This function can be used to register the given function as a callback handler for the Application Command. The Application Command is identified using single-byte code. The callback function is invoked automatically by the FreeMASTER driver when the protocol decoder obtains a request to get the application command result code.

The prototype of the callback function is

FMSTR_APPCMD_RESULT HandlerFunction(FMSTR_APPCMD_CODE nAppcmd, FMSTR_APPCMD_PDATA pData, FMSTR_SIZE nDataLen);

Where:

- nAppcmd -Application Command code
- *pData*—points to the Application Command data received (if any)
- *nDataLen*—information about the Application Command data length

The return value of the callback function is used as the Application Command Result Code and returned to FreeMASTER.

Note: The FMSTR_MAX_APPCMD_CALLS configuration macro defines how many different Application Commands may be handled by a callback function. When FMSTR_MAX_APPCMD_CALLS is undefined or defined as zero, the FMSTR_RegisterAppCmdCall function always fails.

Pipes API

FMSTR_PipeOpen

Prototype

```
FMSTR_HPIPE FMSTR_PipeOpen(FMSTR_PIPE_PORT pipePort, FMSTR_PPIPEFUNC pipeCallback,
```

FMSTR_ADDR pipeRxBuff, FMSTR_PIPE_SIZE pipeRxSize, FMSTR_ADDR pipeTxBuff, FMSTR_PIPE_SIZE pipeTxSize, FMSTR_U8 type, const FMSTR_CHAR *name);

- Declaration: *freemaster.h*
- Implementation: *freemaster_pipes.c*

Arguments

- pipePort [in] port number that identifies the pipe for the client
- *pipeCallback* [in] pointer to the callback function that is called whenever a pipe data status changes
- pipeRxBuff [in] address of the receive memory buffer
- pipeRxSize [in] size of the receive memory buffer
- *pipeTxBuff* [in] address of the transmit memory buffer
- *pipeTxSize* [in] size of the transmit memory buffer
- *type* [in] a combination of FMSTR_PIPE_MODE_xxx and FMSTR_PIPE_SIZE_xxx constants describing primary pipe data format and usage. This type helps FreeMASTER decide how to access the pipe by default. Optional, use 0 when undetermined.
- *name* [in] user name of the pipe port. This name is visible to the FreeMASTER user when creating the graphical pipe interface.

Description This function initializes a new pipe and makes it ready to accept or send the data to the PC Host client. The receive memory buffer is used to store the received data before they are read out by the FMSTR_PipeRead call. When this buffer gets full, the PC Host client denies the data transmission into this pipe until there is enough free space again. The transmit memory buffer is used to store the data transmitted by the application to the PC Host client using the FMSTR_PipeWrite call. The transmit buffer can get full when the PC Host is disconnected or when it is slow in receiving and reading out the pipe data.

The function returns the pipe handle which must be stored and used in the subsequent calls to manage the pipe object.

The callback function (if specified) is called whenever new data are received through the pipe and available for reading. This callback is also called when the data waiting in the transmit buffer are successfully pushed to the PC Host and the transmit buffer free space increases. The prototype of the callback function provided by the user application must be as follows. The *PipeHandler* name is only a placeholder and must be defined by the application. void PipeHandler(FMSTR_HPIPE pipeHandle);

FMSTR_PipeClose

Prototype

void FMSTR_PipeClose(FMSTR_HPIPE pipeHandle);

- Declaration: *freemaster.h*
- Implementation: *freemaster_pipes.c*

Arguments

• pipeHandle [in] - pipe handle returned from the FMSTR_PipeOpen function call

Description This function de-initializes the pipe object. No data can be received or sent on the pipe after this call.

FMSTR_PipeWrite

Prototype

FMSTR_PIPE_SIZE FMSTR_PipeWrite(FMSTR_HPIPE pipeHandle, FMSTR_ADDR pipeData, FMSTR_PIPE_SIZE pipeDataLen, FMSTR_PIPE_SIZE writeGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster_pipes.c*

Arguments

- *pipeHandle* [in] pipe handle returned from the FMSTR_PipeOpen function call
- pipeData [in] address of the data to be written
- *pipeDataLen* [in] length of the data to be written
- writeGranularity [in] size of the minimum unit of data which is to be written

Description This function puts the user-specified data into the pipe's transmit memory buffer and schedules it for transmission. This function returns the number of bytes that were successfully written into the buffer. This number may be smaller than the number of the requested bytes if there is not enough free space in the transmit buffer.

The *writeGranularity* argument can be used to split the data into smaller chunks, each of the size given by the *writeGranularity* value. The FMSTR_PipeWrite function writes as many data chunks as possible into the transmit buffer and does not attempt to write an incomplete chunk. This feature can prove to be useful to avoid the intermediate caching when writing an array of integer values or other multi-byte data items. When making the nGranularity value equal to the nLength value, all data are considered as one chunk which is either written successfully as a whole or not at all. The nGranularity value of 0 or 1 disables the data-chunk approach.

FMSTR_PipeRead

Prototype

FMSTR_PIPE_SIZE FMSTR_PipeRead(FMSTR_HPIPE pipeHandle, FMSTR_ADDR pipeData, FMSTR_PIPE_SIZE pipeDataLen, FMSTR_PIPE_SIZE readGranularity);

- Declaration: *freemaster.h*
- Implementation: *freemaster_pipes.c*

Arguments

- *pipeHandle* [in] pipe handle returned from the FMSTR_PipeOpen function call
- pipeData [in] address of the data buffer to be filled with the received data
- *pipeDataLen* [in] length of the data to be read
- *readGranularity* [in] size of the minimum unit of data which is to be read

Description This function copies the data received from the pipe from its receive buffer to the user buffer for further processing. The function returns the number of bytes that were successfully copied to the buffer. This number may be smaller than the number of the requested bytes if there is not enough data bytes available in the receive buffer.

The readGranularity argument can be used to copy the data in larger chunks in the same way as described in the FMSTR_PipeWrite function.

API data types This section describes the data types used in the FreeMASTER driver. The information provided here can be useful when modifying or porting the FreeMASTER Communication Driver to new NXP platforms.

Note: The licensing conditions prohibit use of FreeMASTER and the FreeMASTER Communication Driver with non-NXP MPU or MCU products.

Public common types The table below describes the public data types used in the FreeMASTER driver API calls. The data types are declared in the *freemaster.h* header file.

Type name	Description
FM-	Data type used to hold the memory address. On most platforms, this is normally
STR_ADDR	a C-pointer, but it may also be a pure integer type.
For exam-	
ple, this	
type is defined as	
long inte-	
ger on the	
56F8xxx	
platform	
where	
the 24-bit	
addresses	
must be supported,	
but the	
C-pointer	
may be	
only 16	
bits wide	
in some	
compiler configura-	
tions.	
FM-	Data type used to hold the memory block size.
STR_SIZE	
It is re-	
quired	
that this type is un-	
signed and	
at least 16	
bits wide	
integer.	
FM- STR_BOOL	Data type used as a general boolean type.
This type	
is used	
only in	
zero/non-	
zero con-	
ditions in the driver	
code.	
FM-	Data type used to hold the Application Command code.
STR_APPCM.	
Generally,	
this is an	
unsigned 8-bit value.	
FM-	Data type used to create the Application Command data buffer.
STR_APPCM.	
Generally,	
this is an	
unsigned 8-bit value.	
<i>FM-</i>	Data type used to hold the Application Command result code.
STR APPCM	
³¹⁸ Generally,	Chapter 3. Middleware
this is an	
unsigned 8-bit value.	
o-uit value.	

Public TSA types The table describes the TSA-specific public data types. These types are declared in the *freemaster_tsa.h* header file, which is included in the user application indirectly by the *freemaster.h* file.

FM-	Data type used to hold a descriptor index in the TSA table or a table index in the		
STR_TSA_TII	list of TSA tables.		
By default,			
this is			
defined			
as FM-			
STR_SIZE.			
FM-	Data type used to hold a memory block size, as used in the TSA descriptors.		
	STR_TSA_TS		
By default,			
this is			
defined			
as FM-			
STR_SIZE.			

Public Pipes types The table describes the data types used by the FreeMASTER Pipes API:

FM- STR_HPIPE	Pipe handle that identifies the open-pipe object.
Generally, this is a pointer to a void	
type.	
FM- STR_PIPE_P(Integer type required to hold at least 7 bits of data.
Generally, this is an unsigned 8-bit or 16-bit type.	
FM- STR_PIPE_SI	Integer type required to hold at least 16 bits of data.
This is used to store the data buffer sizes.	
FM- STR PPIPEF	Pointer to the pipe handler function.
See FM- STR_PipeOpe for more	
details.	

Internal types The table describes the data types used internally by the FreeMASTER driver. The data types are declared in the platform-specific header file and they are not available in the application code.

FMSTR_U8	The smallest memory entity.
On the vast	
majority of	
platforms,	
this is an	
unsigned	
8-bit inte-	
ger. On the	
56F8xx	
DSP plat-	
form, this	
is defined	
as an un-	
signed	
16-bit inte-	
ger. <i>FM-</i>	Unsigned 16-bit integer.
STR_U16	onsighted to bit integet.
FM-	Unsigned 32-bit integer.
<i>STR_U32</i>	
FMSTR_S8	Signed 8-bit integer.
FM-	Signed 16-bit integer.
STR_S16	Signed 22 hit integer
FM- STR_S32	Signed 32-bit integer.
FM-	4-byte standard IEEE floating-point type.
STR_FLOAT	
FM-	Data type forming a union with a structure of flag bit-fields.
STR_FLAGS	
FM-	Data type holding a general size value, at least 8 bits wide.
STR_SIZE8 FM-	General for-loop index. Must be signed, at least 16 bits wide.
STR_INDEX	General for 100p maex. mast be signed, at least 10 bits while.
FM-	A single character in the communication buffer.
STR_BCHR	
Typically,	
this is	
an 8-bit	
unsigned integer,	
except for	
the DSP	
platforms	
where it	
is a 16-bit	
integer.	
FM- STD DDTD	A pointer to the communication buffer (an array of FMSTR_BCHR).
STR_BPTR	

Document references

Links

• This document online: https://mcuxpresso.nxp.com/mcuxsdk/latest/html/middleware/ freemaster/doc/index.html

- FreeMASTER tool home: www.nxp.com/freemaster
- FreeMASTER community area: community.nxp.com/community/freemaster
- FreeMASTER GitHub code repo: https://github.com/nxp-mcuxpresso/mcux-freemaster
- MCUXpresso SDK home: www.nxp.com/mcuxpresso
- MCUXpresso SDK builder: mcuxpresso.nxp.com/en

Documents

- FreeMASTER Usage Serial Driver Implementation (document AN4752)
- Integrating FreeMASTER Time Debugging Tool With CodeWarrior For Microcontrollers v10.X Project (document AN4771)
- Flash Driver Library For MC56F847xx And MC56F827xx DSC Family (document AN4860)

Revision history This Table summarizes the changes done to this document since the initial release.

Revi-	Date	Description
sion		
1.0	03/2006	Limited initial release
2.0	09/2007	Updated for FreeMASTER version. New Freescale doc- ument template used.
2.1	12/2007	Added description of the new Fast Recorder feature and its API.
2.2	04/2010	Added support for MPC56xx platform, Added new API for use CAN interface.
2.3	04/2011	Added support for Kxx Kinetis platform and MQX oper- ating system.
2.4	06/2011	Serial driver update, adds support for USB CDC inter- face.
2.5	08/2011	Added Packet Driven BDM interface.
2.7	12/2013	Added FLEXCAN32 interface, byte access and isr call- back configuration option.
2.8	06/2014	Removed obsolete license text, see the software pack- age content for up-to-date license.
2.9	03/2015	Update for driver version 1.8.2 and 1.9: FreeMAS- TER Pipes, TSA Active Content, LIN Transport Layer support, DEBUG-TX communication troubleshooting, Kinetis SDK support.
3.0	08/2016	Update for driver version 2.0: Added support for MPC56xx, MPC57xx, KEAxx and S32Kxx platforms. New NXP document template as well as new license agreement used. added MCAN interface. Folders structure at the installation destination was rearranged.
4.0	04/2019	Update for driver released as part of FreeMASTER v3.0 and MCUXpresso SDK 2.6. Updated to match new V4 serial communication protocol and new configuration options. This version of the document removes sub- stantial portion of outdated information related to S08, S12, ColdFire, Power and other legacy platforms.
4.1	04/2020	Minor update for FreeMASTER driver included in MCUXpresso SDK 2.8.
4.2	09/2020	Added example applications description and informa- tion about the MCUXpresso Config Tools. Fixed the pipe-related API description.
4.3	10/2024	Added description of Network and Segger J-Link RTT in- terface configuration. Accompanying the MCUXpresso SDK version 24.12.00.
4.4	04/2025	Added Zephyr-specific information. Accompanying the MCUXpresso SDK version 25.06.00.

Chapter 4

RTOS

4.1 FreeRTOS

4.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

FreeRTOS kernel for MCUXpresso SDK Readme

FreeRTOS kernel for MCUXpresso SDK ChangeLog

FreeRTOS kernel Readme

4.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

4.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

Readme

4.1.4 corehttp

C language HTTP client library designed for embedded platforms.

4.1.5 corejson

JSON parser.

Readme

4.1.6 coremqtt

MQTT publish/subscribe messaging library.

4.1.7 coremqtt-agent

The coreMQTT Agent library is a high level API that adds thread safety to the coreMQTT library.

Readme

4.1.8 corepkcs11

PKCS #11 key management library.

Readme

4.1.9 freertos-plus-tcp

Open source RTOS FreeRTOS Plus TCP.

Readme