



# MCUXpresso SDK Documentation

Release 25.09.00-pvw2



NXP  
Aug 12, 2025



# Table of contents

<b>1</b>	<b>MC56F80000-EVK</b>	<b>3</b>
1.1	Overview	3
1.2	Getting Started with MCUXpresso SDK Package	3
1.2.1	Getting Started with Package	3
1.3	Getting Started with MCUXpresso SDK GitHub	13
1.3.1	Getting Started with MCUXpresso SDK Repository	13
1.4	Release Notes	25
1.4.1	MCUXpresso SDK Release Notes	25
1.5	ChangeLog	28
1.5.1	MCUXpresso SDK Changelog	28
<b>2</b>	<b>MC56F80748</b>	<b>41</b>
2.1	CADC: 12-bit Cyclic Analog-to-Digital Converter Driver	41
2.2	The Driver Change Log	76
2.3	CADC Peripheral and Driver Overview	76
2.4	Clock Driver	76
2.5	Driver Change Log	89
2.6	CMP: Comparator Driver	89
2.7	The Driver Change Log	98
2.8	CMP Peripheral and Driver Overview	98
2.9	COP: Computer Operating Properly(Watchdog) Driver	98
2.10	The Driver Change Log	102
2.11	COP Peripheral and Driver Overview	102
2.12	CRC: Cyclic Redundancy Check Driver	102
2.13	The Driver Change Log	106
2.14	CRC Peripheral and Driver Overview	106
2.15	DMAMUX: DMA Channel Multiplexer Driver	106
2.16	The Driver Change Log	107
2.17	DMAMUX Peripheral and Driver Overview	107
2.18	The Driver Change Log	107
2.19	EDMA: Enhanced Direct Memory Access Driver	107
2.20	The Driver Change Log	128
2.21	EDMA Peripheral and Driver Overview	128
2.22	EQDC: Enhanced Quadrature Decoder Driver	128
2.23	EQDC Peripheral and Driver Overview	145
2.24	EVTG: Event Generator Driver	145
2.25	The Driver Change Log	152
2.26	EVTG Peripheral and Driver Overview	152
2.27	EWM: External Watchdog Monitor Driver	152
2.28	The Driver Change Log	154
2.29	EWM Peripheral and Driver Overview	154
2.30	C90TFS Flash Driver	154
2.31	ftfx adapter	154
2.32	ftfx controller	154
2.33	ftfx feature	164
2.34	Ftftx FLASH Driver	164

2.35	ftfx utilities	172
2.36	GPIO: General-Purpose Input/Output Driver	173
2.37	The Driver Change Log	185
2.38	GPIO Peripheral and Driver Overview	185
2.39	INTC: Interrupt Controller Driver	185
2.40	The Driver Change Log	187
2.41	INTC Peripheral and Driver Overview	187
2.42	Common Driver	187
2.43	LPI2C: Low Power Inter-Integrated Circuit Driver	202
2.44	The Driver Change Log	231
2.45	LPI2C_EDMA: EDMA based LPI2C Driver	231
2.46	LPI2C Peripheral and Driver Overview	233
2.47	MCM: Miscellaneous Control Module Driver	233
2.48	The Driver Change Log	242
2.49	MCM Peripheral and Driver Overview	242
2.50	OPAMP: Operational Amplifier Driver	242
2.51	The Driver Change Log	252
2.52	OPAMP Peripheral and Driver Overview	252
2.53	PIT: Periodic Interrupt Timer (PIT) Driver	253
2.54	The Driver Change Log	258
2.55	PIT Peripheral and Driver Overview	258
2.56	PMC: Power Management Controller Driver	258
2.57	The Driver Change Log	260
2.58	PMC Peripheral and Driver Overview	260
2.59	eFlexPWM: Enhanced Flexible Pulse Width Modulator Driver	260
2.60	The Driver Change Log	299
2.61	eFlexPWM Peripheral and Driver Overview	299
2.62	QSCI: Queued Serial Communications Interface Driver	299
2.63	The Driver Change Log	314
2.64	QSCI_EDMA: EDMA based QSCI Driver	314
2.65	QSCI Peripheral and Driver Overview	317
2.66	QSPI: Queued SPI Driver	317
2.67	QSPI Peripheral and Driver Overview	335
2.68	QSPI_EDMA: EDMA based QSPI Driver	335
2.69	QTMR: Quad Timer Driver	339
2.70	The Driver Change Log	362
2.71	QTMR Peripheral and Driver Overview	362
2.72	The Driver Change Log	362
2.73	SIM: System Integration Module Driver	362
2.74	The Driver Change Log	363
2.75	SIM Peripheral and Driver Overview	375
2.76	XBAR: Inter-Peripheral Crossbar Switch Driver	375
2.77	The Driver Change Log	379
2.78	XBAR Peripheral and Driver Overview	379
<b>3</b>	<b>Middleware</b>	<b>381</b>
<b>4</b>	<b>RTOS</b>	<b>383</b>
4.1	FreeRTOS	383
4.1.1	FreeRTOS kernel	383
4.1.2	FreeRTOS drivers	383
4.1.3	backoffalgorithm	383
4.1.4	corehttp	383
4.1.5	corejson	383
4.1.6	coremqtt	384
4.1.7	coremqtt-agent	384
4.1.8	corepkcs11	384
4.1.9	freertos-plus-tcp	384

This documentation contains information specific to the mc56f80000evk board.




# Chapter 1

## MC56F80000-EVK

### 1.1 Overview

The MC56F80000-EVK is an ultra-low-cost development platform for Digital Signal Controller MC56F80xxx MCU.

- Form-factor compatible with the Arduino R3 pin layout.
- On board debugger(multilink) circuit enabling debugging and programming with Code-Warrior, it also enable a virtual series port.
- Peripherals enable rapid prototyping, including a 3-axis MEMS accelerometer, 6 PWM and 3 user LEDs, 4 user push buttons for direct interaction, two OPAMP external feedback circuits, a SPI interfaced Flash memory and 3 resistor dividers for ADC test.



MCU device and part on board is shown below:

- Device: MC56F80748
- PartNumber: MC56F80748VLH


### 1.2 Getting Started with MCUXpresso SDK Package

#### 1.2.1 Getting Started with Package

##### Overview

The NXP MCUXpresso software and tools offer comprehensive development solutions designed to optimize, ease, and help accelerate embedded system development of applications based on general purpose, crossover, and Bluetooth-enabled MCUs from NXP. The MCUXpresso SDK includes a flexible set of peripheral drivers designed to speed up and simplify development of embedded applications. Along with the peripheral drivers, the MCUXpresso SDK provides an extensive and rich set of example applications covering everything from basic peripheral use case

examples to full demo applications. The MCUXpresso SDK contains optional RTOS integrations such as FreeRTOS and Azure RTOS, and various other middleware to support rapid development. For supported toolchain versions, see *MCUXpresso SDK Release Notes* (document MCUXSDKRN). For more details about MCUXpresso SDK, see [MCUXpresso Software Development Kit \(SDK\)](#).




### Build and run SDK example on codewarrior

**Install CodeWarrior** Take below codewarrior specific combination as example

- CodeWarrior Development Studio v11.2 + CodeWarrior for DSC v11.2 SP1 (Service Pack 1)

Steps to install CodeWarrior


- Download the following packages from [CodeWarrior for 56800 Digital Signal Controller v11.2](#), and ensure to keep them in the same folder.
  - CodeWarrior for DSC v11.2: CW\_MCU\_v11.2\_b221206.exe.
  - DSC support package: com.freescale.mcu11\_2.dsc.update.site.zip.
  - DSC device ServicePack1: com.freescale.mcu11\_2.DSC\_devices.win.sp.v1.0.26.zip.
- Install CodeWarrior for DSC v11.2.
- Install ServicePack1 within CodeWarrior from the menu. Click the **Help** menu -> select **Install new software** -> **Add** -> **Archive** -> select the downloaded SP1 -> open -> check **MCU v11.2 DSC Service Packs** -> click **Next**.

**NOTE**


- CodeWarrior for DSC only support Windows.
- Check the corresponding board release note for specific requirement of codewarrior and service pack version.

**Build an example application** To build the hello\_world example application, perform the following example steps:


1. Launch CodeWarrior and in the workspace launcher, choose a workspace which holds the projects to use. If the dialogue box does not pop up, enter a workspace folder and create one workspace.



Then the CodeWarrior Development Studio workspace with empty projects appears.



2. Import the project into the workspace. Click **Import project** in the **Commander** pane. A form pops up. Click **Browse** to the SDK install directory. Take TWR-MC56F8400 SDK as an example, all available demo projects are shown. Select the `hello_world` project in the list and click **Finish**.

**NOTE**


- If you already know the project location, navigate to the folder when clicking **Browse**, and only one project can be seen. To locate most example application workspace files, use the following path

```
<install_dir>/boards/<board_name>/<example_type>/<application_name>/codewarrior
```

Take TWR-MC56F8400 SDK as an example, the hello\_world workspace is located in

```
<install_dir>/boards/twrmc56f8400/demo_apps/hello_world/codewarrior
```

3. Select the desired build target from the drop-down menu. For this example, select **hello\_world** – **flash\_sdm\_lpm\_debug**



4. To build the demo application, click **Build (All)** in the **Commander** pane.
5. The build completes without errors.

## Board debugger setup Board debugger info:


- Default debugger is multilink.
- Onboard debugger USB port is J12, which set the debugger and COM port.

To download and run the application, perform the following steps:

- Connect USB cable between the host PC and the debugger USB port.
- Install the debugger driver and USB CDC driver as PC hint if it is the first time you run it on the PC. The debugger and USB CDC driver are provided by CodeWarrior by default.


**Run an example application** To download and run the application, perform the following steps:

1. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug COM port (see [How to determine COM port](#)). Configure the terminal with these settings:
  - 115200, defined by `BOARD_DEBUG_UART_BAUDRATE` in the `board.h` file
  - No parity
  - 8 data bits




- 1 stop bit


2. For this example(TWR-MC56F8400 hello\_world), click **Debug** in the **Commander** pane, and select the hello\_world\_flash\_sdm\_lpm\_debug\_OSJTAG launch configuration. Then the application is downloaded onto target board and automatically runs to the main() function in CodeWarrior Development Studio



tion.

**Note:**

- Generally there are four build configurations for DSC SDK examples: flash\_sdm\_lpm\_debug, flash\_sdm\_lpm\_release, flash\_ldm\_lpm\_debug, and flash\_ldm\_lpm\_release.
  - \*\_debug: uses optimization level 1
  - \*\_release: uses optimization level 4
  - sdm: small data memory model
  - ldm: large data memory model
  - lpm: large program memory model
- Select corresponding launch configuration based on build target and debugger type.
- Some examples may require specific hardware settings, check each demo readme document, which includes detail instructions for HW and SW settings.



3. To run the code, click **Run** on the toolbar.
4. The hello\_world application is now running and a banner is displayed on the terminal.




### Project template for a specific DSC part

For device with specific part number, the easiest way to set up customer own project based on MCUXpresso DSC SDK peripheral driver, is the project\_template. MCUXpresso Config Tool is used to generate the project\_template.

The project\_template provides basic MCUXpresso DSC SDK software framework, including startup, linker file, device header file, debug setting, peripheral driver, FreeMASTER, and so on.

Steps to generate the project\_template for specific derivative part number by MCUXpresso Config Tool

1. Download the specific device SDK package and unzip it. note: The project template requires FreeMASTER, middleware FreeMASTER selection is a must when downloading DSC SDK from nxp website
2. Use MCUXpresso Config Tool to create a project\_template project as below(take



MC56F84442 as example).

3. Import the generated template\_project into CodeWarrior IDE and start the development.

### NOTE

- The default created project template by Config Tool is `project_template_{part_number}`. User could modify the default name in **Project name** textbox.
- All peripheral drivers files are included in the generated `project_template` project. They are same as the peripheral drivers within SDK package. If some drivers are not used or required, users may delete them in CodeWarrior, or delete them directly under folder `${project_path}/drivers`.

## How to determine COM port

This section describes the steps necessary to determine the debug COM port number of your NXP hardware development platform. All NXP boards ship with a factory programmed, onboard debug interface, whether it is based on MCU-Link or the legacy OpenSDA, LPC-Link2, P&E Micro OSJTAG interface. To determine what your specific board ships with, see Default debug interfaces.

1. **Linux:** The serial port can be determined by running the following command after the USB Serial is connected to the host:

```
$ dmesg | grep "ttyUSB"
[503175.307873] usb 3-12: cp210x converter now attached to ttyUSB0
[503175.309372] usb 3-12: cp210x converter now attached to ttyUSB1
```

There are two ports, one is for core0 debug console and the other is for core1.

2. **Windows:** To determine the COM port open Device Manager in the Windows operating system. Click the **Start** menu and type **Device Manager** in the search bar.

In the Device Manager, expand the **Ports (COM & LPT)** section to view the available ports. The COM port names are different for all the NXP boards.


1. **CMSIS-DAP/mbed/DAPLink** interface:



2. **P&E Micro:**




3. **J-Link:**



4. **P&E Micro OSJTAG:**



5. **MRB-KW01:**



## 1.3 Getting Started with MCUXpresso SDK GitHub


### 1.3.1 Getting Started with MCUXpresso SDK Repository

#### Installation

#### NOTE

If the installation instruction asks/selects whether to have the tool installation path added to the PATH variable, agree/select the choice. This option ensures that the tool can be used in any terminal in any path. [Verify the installation](#) after each tool installation.

**Install Prerequisites with MCUXpresso Installer** The MCUXpresso Installer offers a quick and easy way to install the basic tools needed. The MCUXpresso Installer can be obtained from <https://github.com/nxp-mcuxpresso/vscode-for-mcux/wiki/Dependency-Installation>. The MCUXpresso Installer is an automated installation process, simply select MCUXpresso SDK Developer from the menu and click install. If you prefer to install the basic tools manually, refer to the next section.



#### Alternative: Manual Installation

#### Basic tools

**Git** Git is a free and open source distributed version control system. Git is designed to handle everything from small to large projects with speed and efficiency. To install Git, visit the official

**Git website.** Download the appropriate version (you may use the latest one) for your operating system (Windows, macOS, Linux). Then run the installer and follow the installation instructions.

User `git --version` to check the version if you have a version installed.

Then configure your username and email using the commands:

```
git config --global user.name "Your Name"
git config --global user.email "youremail@example.com"
```

**Python** Install python 3.10 or latest. Follow the [Python Download guide](#).

Use `python --version` to check the version if you have a version installed.

**West** Please use the west version equal or greater than 1.2.0

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a different ↵
↵source using option '-i'.
# for example, in China you could try: pip install -U west -i https://pypi.tuna.tsinghua.edu.cn/simple
pip install -U west
```

## Build And Configuration System

**CMake** It is strongly recommended to use CMake version equal or later than 3.30.0. You can get latest CMake distributions from [the official CMake download page](#).

For Windows, you can directly use the .msi installer like `cmake-3.31.4-windows-x86_64.msi` to install.

For Linux, CMake can be installed using the system package manager or by getting binaries from [the official CMake download page](#).

After installation, you can use `cmake --version` to check the version.

**Ninja** Please use the ninja version equal or later than 1.12.1.

By default, Windows comes with the Ninja program. If the default Ninja version is too old, you can directly download the [ninja binary](#) and register the ninja executor location path into your system path variable to work.

For Linux, you can use your [system package manager](#) or you can directly download the [ninja binary](#) to work.

After installation, you can use `ninja --version` to check the version.

**Kconfig** MCUXpresso SDK uses Kconfig python implementation. We customize it based on our needs and integrate it into our build and configuration system. The Kconfiglib sources are placed under `mcuxsdk/scripts/kconfig` folder.

Please make sure [python](#) environment is setup ready then you can use the Kconfig.

**Ruby** Our build system supports IDE project generation for iar, mdk, codewarrior and xtensa to provide OOB from build to debug. This feature is implemented with ruby. You can follow the [guide ruby environment setup](#) to setup the ruby environment. Since we provide a built-in portable ruby, it is just a simple one cmd installation.

If you only work with CLI, you can skip this step.


**Toolchain** MCUXpresso SDK supports all mainstream toolchains for embedded development. You can install your used or interested toolchains following the guides.

Toolchain	Download and Installation Guide	Note
Armgcc	<a href="#">Arm GNU Toolchain Install Guide</a>	ARMGCC is default toolchain
IAR	<a href="#">IAR Installation and Licensing quick reference guide</a>	
MDK	<a href="#">MDK Installation</a>	
Armclang	<a href="#">Installing Arm Compiler for Embedded</a>	
Zephyr	<a href="#">Zephyr SDK</a>	
Codewarrior	<a href="#">NXP CodeWarrior</a>	
Xtensa	<a href="#">Tensilica Tools</a>	
NXP S32Compiler RISC-V Zen-V	<a href="#">NXP Website</a>	

After you have installed the toolchains, register them in the system environment variables. This will allow the west build to recognize them:

Toolchain	Environment Variable	Example	Cmd Line Argument
Armgcc	ARMGCC_DIR	C:\armgcc for windows/usr for Linux. Typically arm-none-eabi-* is installed under /usr/bin	- toolchain armgcc
IAR	IAR_DIR	C:\iar\ewarm-9.60.3 for Windows/opt/iarsystems/bxarm-9.60.3 for Linux	- toolchain iar
MDK	MDK_DIR	C:\Keil_v5 for Windows.MDK IDE is not officially supported with Linux.	- toolchain mdk
Armclang	ARM-CLANG_DIR	C:\ArmCompilerforEmbedded6.22 for Windows/opt/ArmCompilerforEmbedded6.21 for Linux	- toolchain mdk
Zephyr	ZEPHYR_DIR	c:\NXP\zephyr-sdk-<version> for windows/opt/zephyr-sdk-<version> for Linux	- toolchain zephyr
CodeWarrior	CW_DIR	C:\Freescale\CW MCU v11.2 for windowsCodeWarrior is not supported with Linux	- toolchain code-warrior
Xtensa	XCC_DIR	C:\xtensa\XtDevTools\install\tools\RI-2023.11-win32\XtensaTools for windows/opt/xtensa/XtDevTools/install/tools/RI-2023.11-Linux/XtensaTools for Linux	- toolchain xtensa
NXP S32Compiler RISC-V Zen-V	RISCVL-LVM_DIR	C:\riscv-llvm-win32_b298_b298_2024.08.12 for Windows/opt/riscv-llvm-Linux-x64_b298_b298_2024.08.12 for Linux	- toolchain riscv-llvm

- The <toolchain>\_DIR is the root installation folder, not the binary location folder. For IAR, it is directory containing following installation folders:



- MDK IDE using armclang toolchain only officially supports Windows. In Linux, please directly use armclang toolchain by setting ARMCLANG\_DIR. In Windows, since most Keil users will install MDK IDE instead of standalone armclang toolchain, the MDK\_DIR has higher priority than ARMCLANG\_DIR.
- For Xtensa toolchain, please set the XTENSA\_CORE environment variable. Here's an example list:

Device Core	XTENSA_CORE
RT500 fusion1	nxp_rt500_RI23_11_newlib
RT600 hifi4	nxp_rt600_RI23_11_newlib
RT700 hifi1	rt700_hifi1_RI23_11_nlib
RT700 hifi4	t700_hifi4_RI23_11_nlib
i.MX8ULP fusion1	fusion_nxp02_dsp_prod

- In Windows, the short path is used in environment variables. If any toolchain is using the long path, you can open a command window from the toolchain folder and use below command to get the short path: for %i in (.) do echo %~fsi

**Tool installation check** Once installed, open a terminal or command prompt and type the associated command to verify the installation.

If you see the version number, you have successfully installed the tool. Else, check whether the tool's installation path is added into the PATH variable. You can add the installation path to the PATH with the commands below:

- Windows: Open command prompt or powershell, run below command to show the user PATH variable.

```
reg query HKEY_CURRENT_USER\Environment /v PATH
```

The tool installation path should be C:\Users\xxx\AppData\Local\Programs\Git\cmd. If the path is not seen in the output from above, append the path value to the PATH variable with the command below:

```
reg add HKEY_CURRENT_USER\Environment /v PATH /d "%PATH%;C:\Users\xxx\AppData\Local\Programs\Git\cmd"
```

Then close the command prompt or powershell and verify the tool command again.

- Linux:
  1. Open the \$HOME/.bashrc file using a text editor, such as vim.
  2. Go to the end of the file.
  3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
  4. Save and exit.

5. Execute the script with `source .bashrc` or reboot the system to make the changes live. To verify the changes, run `echo $PATH`.
- macOS:
    1. Open the `$HOME/.bash_profile` file using a text editor, such as `nano`.
    2. Go to the end of the file.
    3. Add the line which appends the tool installation path to the `PATH` variable and export `PATH` at the end of the file. For example, export `PATH="/Directory1:$PATH"`.
    4. Save and exit.
    5. Execute the script with `source .bash_profile` or reboot the system to make the changes live. To verify the changes, run `echo $PATH`.

## Get MCUXpresso SDK Repo

**Establish SDK Workspace** To get the MCUXpresso SDK repository, use the `west` tool to clone the manifest repository and checkout all the west projects.

```
# Initialize west with the manifest repository
west init -m https://github.com/nxp-mcuxpresso/mcuxsdk-manifests/ mcuxpresso-sdk

# Update the west projects
cd mcuxpresso-sdk
west update

# Allow the usage of west extensions provided by MCUXpresso SDK
west config commands.allow_extensions true
```

**Install Python Dependency(If do tool installation manually)** To create a Python virtual environment in the west workspace core repo directory `mcuxsdk`, follow these steps:

1. Navigate to the core directory:

```
cd mcuxsdk
```

2. [Optional] Create and activate the virtual environment: If you don't want to use the python virtual environment, skip this step. **We strongly suggest you use `venv` to avoid conflicts with other projects using python.**

```
python -m venv .venv

# For Linux/MacOS
source .venv/bin/activate

# For Windows
.\.venv\Scripts\activate
# If you are using powershell and see the issue that the activate script cannot be run.
# You may fix the issue by opening the powershell as administrator and run below command:
powershell Set-ExecutionPolicy RemoteSigned
# then run above activate command again.
```

Once activated, your shell will be prefixed with `(.venv)`. The virtual environment can be deactivated at any time by running `deactivate` command.

**Remember to activate the virtual environment every time you start working in this directory.** If you are using some modern shell like `zsh`, there are some powerful plugins to help you auto switch `venv` among workspaces. For example, `zsh-autoswitch-virtualenv`.

3. Install the required Python packages:

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a
↳different source using option '-i'.
# for example, in China you could try: pip3 install -r mcuxsdk/scripts/requirements.txt -i https://pypi.
↳tuna.tsinghua.edu.cn/simple
pip install -r scripts/requirements.txt
```

## Explore Contents

This section helps you build basic understanding of current fundamental project content and guides you how to build and run the provided example project in whole SDK delivery.

**Folder View** The whole MCUXpresso SDK project, after you have done the `west init` and `west update` operations follow the guideline at [Getting Started Guide](#), have below folder structure:

Folder	Description
mani-fests	Manifest repo, contains the manifest file to initialize and update the west workspace.
mcuxsdk	The MCUXpresso SDK source code, examples, middleware integration and script files.

All the projects record in the [Manifest repo](#) are checked out to the folder `mcuxsdk/`, the layout of `mcuxsdk` folder is shown as below:

Folder	Description
arch	Arch related files such as ARM CMSIS core files, RISC-V files and the build files related to the architecture.
cmake	The cmake modules, files which organize the build system.
com-ponents	Software components.
de-vices	Device support package which categorized by device series. For each device, header file, feature file, startup file and linker files are provided, also device specific drivers are included.
docs	Documentation source and build configuration for this sphinx built online documentation.
drivers	Peripheral drivers.
ex-amples	Various demos and examples, support files on different supported boards. For each board support, there are board configuration files.
mid-dle-ware	Middleware components integrated into SDK.
rtos	Rtos components integrated into SDK.
scripts	Script files for the west extension command and build system support.
svd	Svd files for devices, this is optional because of large size. Customers run <code>west manifest config group.filter +optional</code> and <code>west update mcux-soc-svd</code> to get this folder.

**Examples Project** The examples project is part of the whole SDK delivery, and locates in the folder `mcuxsdk/examples` of west workspace.

Examples files are placed in folder of `<example_category>`, these examples include (but are not limited to)

- `demo_apps`: Basic demo set to start using SDK, including `hello_world` and `led_blinky`.
- `driver_examples`: Simple applications that show how to use the peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI transfer using DMA).

Board porting layers are placed in folder of `_boards/<board_name>` which aims at providing the board specific parts for examples code mentioned above.


### Run a demo using MCUXpresso for VS Code

This section explains how to configure MCUXpresso for VS Code to build, run, and debug example applications. This guide uses the `hello_world` demo application as an example. However, these steps can be applied to any example application in the MCUXpresso SDK.

**Build an example application** This section assumes that the user has already obtained the SDK as outlined in [Get MCUXpresso SDK Repo](#).


To build an example application:

1. Import the SDK into your workspace. Click **Import Repository** from the **QUICKSTART PANEL**.



**Note:** You can import the SDK in several ways. Refer to [MCUXpresso for VS Code Wiki](#) for details.


Select **Local** if you've already obtained the SDK as seen in [Get MCUXpresso SDK Repo](#). Select your location and click **Import**.



2. Click **Import Example from Repository** from the **QUICKSTART PANEL**.




In the dropdown menu, select the MCUXpresso SDK, the Arm GNU Toolchain, your board, template, and application type. Click **Import**.




**Note:** The MCUXpresso SDK projects can be imported as **Repository applications** or **Freestanding applications**. The difference between the two is the import location. Projects imported as Repository examples will be located inside the MCUXpresso SDK, whereas Freestanding examples can be imported to a user-defined location. Select between these by designating your selection in the **App type** dropdown menu.

3. VS Code will prompt you to confirm if the imported files are trusted. Click **Yes**.
4. Navigate to the **PROJECTS** view. Find your project and click the **Build Project** icon.




The integrated terminal will open at the bottom and will display the build output.




**Run an example application** **Note:** for full details on MCUXpresso for VS Code debug probe support, see [MCUXpresso for VS Code Wiki](#).

1. Open the **Serial Monitor** from the VS Code's integrated terminal. Select the VCom Port for your device and set the baud rate to 115200.



2. Navigate to the **PROJECTS** view and click the play button to initiate a debug session.



The debug session will begin. The debug controls are initially at the top.

```

18  /*****
21
22  /*****
23  * Variables
24  *****/
25
26  /*****
27  * Code
28  *****/
29  /*!
30  * @brief Main function
31  */
32  int main(void)
33  {
34      char ch;
35
36      /* Init board hardware. */
37      BOARD_InitHardware();
38
39      PRINTF("hello world.\r\n");
40
41      while (1)
42      {
43          ch = GETCHAR();
44          PUTCHAR(ch);
45      }
46  }
47

```

3. Click **Continue** on the debug controls to resume execution of the code. Observe the output on the **Serial Monitor**.

```

PROBLEMS  OUTPUT  TERMINAL  PERIPHERALS  RTOS DETAILS  PORTS  DEBUG CONSOLE  SERIAL MONITOR
+ Open an additional monitor
Monitor Mode Serial View Mode Text Port COM40 - MCU-Link VCom Port (COM40)
Stop Monitoring
---- Opened the serial port COM40 ----
hello world.
|

```

### Running a demo using ARMGCC CLI/IAR/MDK

**Supported Boards** Use the west extension `west list_project` to understand the board support scope for a specified example. All supported build command will be listed in output:

```
west list_project -p examples/demo_apps/hello_world [-t armgcc]
```

```
INFO: [ 1][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↳ evk9mimx8ulp -Dcore_id=cm33]
```

```
INFO: [ 2][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↳ evkbimxrt1050]
```

```
INFO: [ 3][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
```

(continues on next page)

(continued from previous page)

```

↪ evkbnimxrt1060]
INFO: [ 4][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1170 -Dcore_id=cm4]
INFO: [ 5][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1170 -Dcore_id=cm7]
INFO: [ 6][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1060]
INFO: [ 7][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimx7ulp]
...

```

The supported toolchains and build targets for an example are decided by the example-self example.yml and board example.yml, please refer Example Toolchains and Targets for more details.

**Build the project** Use `west build -h` to see help information for west build command. Compared to zephyr's west build, MCUXpresso SDK's west build command provides following additional options for mcux examples:

- `--toolchain`: specify the toolchain for this build, default `armgcc`.
- `--config`: value for `CMAKE_BUILD_TYPE`. If not provided, build system will get all the example supported build targets and use the first debug target as the default one. Please refer Example Toolchains and Targets for more details about example supported build targets.

Here are some typical usages for generating a SDK example:

```

# Generate example with default settings, default used device is the mainset MK22F51212
west build -b frdmk22f examples/demo_apps/hello_world

# Just print cmake commands, do not execute it
west build -b frdmk22f examples/demo_apps/hello_world --dry-run

# Generate example with other toolchain like iar, default armgcc
west build -b frdmk22f examples/demo_apps/hello_world --toolchain iar

# Generate example with other config type
west build -b frdmk22f examples/demo_apps/hello_world --config release

# Generate example with other devices with --device
west build -b frdmk22f examples/demo_apps/hello_world --device MK22F12810 --config release

```

For multicore devices, you shall specify the corresponding core id by passing the command line argument `-Dcore_id`. For example

```

west build -b evkbnimxrt1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config_
↪ flexspi_nor_debug

```

For shield, please use the `--shield` to specify the shield to run, like

```

west build -b mimxrt700evk --shield a8974 examples/issdk_examples/sensors/fxls8974cf/fxls8974cf_poll -
↪ Dcore_id=cm33_core0

```

**Sysbuild(System build)** To support multicore project building, we ported Sysbuild from Zephyr. It supports combine multiple projects for compilation. You can build all projects by adding `--sysbuild` for main application. For example:

```

west build -b evkbnimxrt1170 --sysbuild ./examples/multicore_examples/hello_world/primary -Dcore_
↪ id=cm7 --config flexspi_nor_debug --toolchain=armgcc -p always

```

For more details, please refer to System build.

**Config a Project** Example in MCUXpresso SDK is configured and tested with pre-defined configuration. You can follow steps blow to change the configuration.

1. Run cmake configuration


```
west build -b evkbnimxrt1170 examples/demo_apps/hello_world -Dcore_id=cm7 --cmake-only -p
```

Please note the project will be built without --cmake-only parameter.

2. Run guiconfig target

```
west build -t guiconfig
```

Then you will get the Kconfig GUI launched, like



Kconfig definition, with parent deps. propagated to 'depends on'  
 =====

```
At D:/sdk_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176\drivers/Kconfig: 5
Included via D:/sdk_next/mcuxsdk/examples/demo_apps/hello_world/Kconfig: 6 ->
D:/sdk_next/mcuxsdk/Kconfig.mcuxpresso: 9 -> D:/sdk_next/mcuxsdk\devices/Kconfig: 1
-> D:/sdk_next/mcuxsdk\devices\../devices/RT/RT1170/MIMXRT1176/Kconfig: 8
Menu path: (Top)
```

```
menu "Device specific drivers"
```

You can reconfigure the project by selecting/deselecting Kconfig options.

After saving and closing the Kconfig GUI, you can directly run `west build` to build with the new configuration.

**Flash** *Note:* Please refer Flash and Debug The Example to enable west flash/debug support.

Flash the hello\_world example:

```
west flash -r linkserver
```

**Debug** Start a gdb interface by following command:


```
west debug -r linkserver
```

**Work with IDE Project** The above build functionalities are all with CLI. If you want to use the toolchain IDE to work to enjoy the better user experience especially for debugging or you are already used to develop with IDEs like IAR, MDK, Xtensa and CodeWarrior in the embedded world, you can play with our IDE project generation functionality.

This is the cmd to generate the evkbmimxrt1170 hello\_world IAR IDE project files.

```
west build -b evkbmimxrt1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config_
↵ flexspi_nor_debug -p always -t guiproject
```

By default, the IDE project files are generated in mcuxsdk/build/<toolchain> folder, you can open the project file with the IDE tool to work:



Note, please follow the [Installation](#) to setup the environment especially make sure that *ruby* has been installed.

## 1.4 Release Notes

### 1.4.1 MCUXpresso SDK Release Notes

#### Overview

The MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with Arm Cortex-M-based devices from NXP, including its general purpose, crossover and Bluetooth-enabled MCUs. MCUXpresso SW and Tools for DSC

further extends the SDK support to current 32-bit Digital Signal Controllers. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated enabling software technologies (stacks and middleware), reference software, and more.

In addition to working seamlessly with the MCUXpresso IDE, the MCUXpresso SDK also supports and provides example projects for various toolchains. The Development tools chapter in the associated Release Notes provides details about toolchain support for your board. Support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

Underscoring our commitment to high quality, the MCUXpresso SDK is MISRA compliant and checked with Coverity static analysis tools. For details on MCUXpresso SDK, see [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#).

## MCUXpresso SDK

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for LPC, DSC, PN76, and i.MX System-on-Chip (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, DSC, and i.MX silicon. The MCUXpresso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix FSL has been left as is. The FSL prefix has been redefined as the NXP Foundation Software Library.

## Development tools

The MCUXpresso SDK was tested with following development tools. Same versions or above are recommended.

- CodeWarrior Development Studio v11.2 with CodeWarrior for DSC v11.2 SP1 (Service Pack 1)

## Supported development systems

This release supports board and devices listed in following table. The board and devices in bold were tested in this release.

De-velop-ment boards	MCU devices			
<b>MC56F80643VLC</b>	MC56F80623VLC,	MC56F80626VLF,	MC56F80643VLC,	MC56F80646VLF,
<b>MC56F80743VLC</b>	MC56F80648VLH,	MC56F80723VLC,	MC56F80726VLF,	MC56F80733VFM,
<b>MC56F80743VLC</b>	MC56F80736VLF,	MC56F80738VLH,	MC56F80743VFM,	MC56F80743VLC,
<b>MC56F80743VLC</b>	MC56F80746MLF,	MC56F80746VLF,	MC56F80748MLH,	<b>MC56F80748VLH</b>

## Release contents

Table 1 provides an overview of the MCUXpresso DSC SDK release package contents and locations.

Deliverable	Location
Boards	<install_dir>/boards
Demo applications	<install_dir>/boards/<board_name>/demo_apps
Driver examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Driver, SoC header files, extension header files and feature header files	<install_dir>/devices/<device_name>
Peripheral Drivers	<install_dir>/devices/<device_name>/drivers
Utilities such as debug console	<install_dir>/devices/<device_name>/utilities
Middleware	<install_dir>/middleware

## MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, middleware, and RTOS support.

**Device support** The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console. The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller. The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code efficiently transfers the code execution to the main() function.

**Board support** The boards folder provides the board-specific demo applications, driver examples, and middleware examples.

**Demo application and other examples** The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps. The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

## Middleware

**Motor Control Software (ACIM, BLDC, PMSM)** Motor control examples.

**FreeMASTER** FreeMASTER communication driver for 32-bit platforms.

## Known Issues

This section lists the known issues, limitations, and/or workarounds.

**PRINTF issue for program address space** When project is compiled with SDM, print the address in program address space malfunction.

- Failed example when SDM
  - `PRINTF("%p", main);` Root cause: in SDM, `%p` is treated as 16-bit value, however `main` in program address space is still considered as 32-bit.
- Workaround(compliant with SDM and LDM)
  - `PRINTF("0x%x", (uint32_t)main);`

## 1.5 ChangeLog

### 1.5.1 MCUXpresso SDK Changelog

#### Board Support Files

##### board

###### [25.06.00]

- Initial version

##### clock\_config

###### [25.06.00]

- Initial version

##### pin\_mux

###### [25.06.00]

- Initial version
- 

#### CADC

##### [2.2.0]

- New Features
- Supported platforms which don't have ANA4 expansion MUX.

#### [2.1.0]

- Improvements
- Added some APIs to support some devices that equipped expansion mux.

#### [2.0.1]

- Bug Fixes
- Fixed the bug that channel mode set to wrong value.
- Fixed the bug that independent parallel mode set to wrong value.
- Fixed violations of the MISRA C-2012 rules.

#### [2.0.0]

- Initial version.
- 

### CLOCK

#### [2.0.0]

- Initial version.
- 

### CMP

#### [2.0.1]

- Improvements
- Supported MC56F82xxxx and MC56F84xxxx.
  - Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

#### [2.0.0]

- Initial version.
- 

### COMMON

#### [2.6.0]

- Bug Fixes
  - Fix CERT-C violations.

#### [2.5.0]

- New Features
  - Added new APIs `InitCriticalSectionMeasurementContext`, `DisableGlobalIRQEx` and `EnableGlobalIRQEx` so that user can measure the execution time of the protected sections.

#### [2.4.3]

- Improvements
  - Enable irq<sub>s</sub> that mount under irqsteer interrupt extender.

#### [2.4.2]

- Improvements
  - Add the macros to convert peripheral address to secure address or non-secure address.

#### [2.4.1]

- Improvements
  - Improve for the macro redefinition error when integrated with zephyr.

#### [2.4.0]

- New Features
  - Added EnableIRQWithPriority, IRQ\_SetPriority, and IRQ\_ClearPendingIRQ for ARM.
  - Added MSDK\_EnableCpuCycleCounter, MSDK\_GetCpuCycleCount for ARM.

#### [2.3.3]

- New Features
  - Added NETC into status group.

#### [2.3.2]

- Improvements
  - Make driver aarch64 compatible

#### [2.3.1]

- Bug Fixes
  - Fixed MAKE\_VERSION overflow on 16-bit platforms.

#### [2.3.0]

- Improvements
  - Split the driver to common part and CPU architecture related part.

#### [2.2.10]

- Bug Fixes
  - Fixed the ATOMIC macros build error in cpp files.

#### [2.2.9]

- Bug Fixes
  - Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
  - Fixed SDK\_Malloc issue that not allocate memory with required size.

#### [2.2.8]

- Improvements
  - Included stddef.h header file for MDK tool chain.
- New Features:
  - Added atomic modification macros.

#### [2.2.7]

- Other Change
  - Added MECC status group definition.

#### [2.2.6]

- Other Change
  - Added more status group definition.
- Bug Fixes
  - Undef \_\_VECTOR\_TABLE to avoid duplicate definition in cmsis\_clang.h

#### [2.2.5]

- Bug Fixes
  - Fixed MISRA C-2012 rule-15.5.

#### [2.2.4]

- Bug Fixes
  - Fixed MISRA C-2012 rule-10.4.

#### [2.2.3]

- New Features
  - Provided better accuracy of SDK\_DelayAtLeastUs with DWT, use macro SDK\_DELAY\_USE\_DWT to enable this feature.
  - Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.

#### [2.2.2]

- New Features
  - Added include RTE\_Components.h for CMSIS pack RTE.

### [2.2.1]

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.

### [2.2.0]

- New Features
  - Moved SDK\_DelayAtLeastUs function from clock driver to common driver.

### [2.1.4]

- New Features
  - Added OTFAD into status group.

### [2.1.3]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.3.

### [2.1.2]

- Improvements
  - Add SUPPRESS\_FALL\_THROUGH\_WARNING() macro for the usage of suppressing fallthrough warning.

### [2.1.1]

- Bug Fixes
  - Deleted and optimized repeated macro.

### [2.1.0]

- New Features
  - Added IRQ operation for XCC toolchain.
  - Added group IDs for newly supported drivers.

### [2.0.2]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.4.

### [2.0.1]

- Improvements
  - Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
  - Added new feature macro switch “FSL\_FEATURE\_HAS\_NO\_NONCACHEABLE\_SECTION” for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
  - Updated the align(x) to **attribute**(aligned(x)) to support MDK v6 armclang compiler.

### [2.0.0]

- Initial version.
- 

## COP

### [2.2.3]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.3.

### [2.2.2]

- Bug Fixes
- Added configuration of CWP bits in COP\_Init, fixed write protection bEnableWriteProtect cannot be configured as part of cop\_config\_t.

### [2.2.1]

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### [2.2.0]

- Improvements
- Updated cop\_config\_t member naming.
- Deleted COP\_Disable API, added COP\_Enable to enable/disable COP.

### [2.1.0]

- Improvements
- API interface changes:
  - Renamed “COP\_EnableInterrupts/COP\_DisableInterrupts” to “COP\_EnableInterrupt/COP\_DisableInterrupt” and remove unnecessary parameter.
  - New Features
- Added APIs to enable/disable the COP COP Loss of Reference counter.

**[2.0.0]**

- Initial version.
- 

**CRC**

**[2.0.1]**

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

**[2.0.0]**

- Initial version.
- 

**DMAMUX**

**[2.0.0]**

- Initial version.
- 

**EDMA**

**[2.0.3]**

- Fixed the MISRA-2012 violations.
- Fixed rule 10.3.

**[2.0.2]**

- Fixed the MISRA-2012 violations.
- Fixed rule 5.8, 9.2, 10.3, 10.4, 11.6.

**[2.0.1]**

- Code modification for SDM compliance

**[2.0.0]**

- Initial version.
-

## **EQDC**

### **[2.0.0]**

- Initial version.
  - Supported MC56F80xxx.
- 

## **EVTG**

### **[2.0.0]**

- Initial version.
- 

## **EWM**

### **[2.0.2]**

- Bug Fixes
- Fixed violations of MISRA C-2012 rule 10.3.

### **[2.0.1]**

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### **[2.0.0]**

- Initial version.
- 

## **FLASH**

### **[3.0.0]**

- Initial version — Basic FTFx IP command support
- 

## **GPIO**

### **[2.0.1]**

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### **[2.0.0]**

- Initial version.
-

## INTC

### [2.0.1]

- Improvements
- Added doxygen comments.

### [2.0.0]

- Initial version.
- 

## LPI2C

### [2.0.2]

- Bug Fixes
- Fixed bug in eDMA transfer for SoCs whose rx and tx have different eDMA requests.

### [2.0.1]

- Bug Fixes
- Fixed the MISRA-2012 violations.

### [2.0.0]

- Initial version.
- 

## MCM

### [2.0.1]

- Improvements
- Supported MC56F82xxx and MC56F84xxx.

### [2.0.0]

- Initial version.
- 

## OPAMP

### [2.0.0]

- Initial version.
-

## PIT

### [2.3.1]

- Bug Fixes
- Fixed violations of MISRA C-2012 rule 10.3.

### [2.3.0]

- Improvements
- Filtered Preset input to reset PIT counter.
- Support SYNC\_OUT output stretch and toggle mode.
- Added PIT\_SetPresetFiltConfig() to set FILT register configurations.
- Added PIT\_SetSyncOutConfig() to set SYNC register configurations.

### [2.2.1]

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### [2.2.0]

- Improvements
- Updated pit\_config\_t member naming.
- Removed some APIs for prescaler and clock source selection.

### [2.1.0]

- Improvements
- Updated PIT clock source and PIT prescaler with more meaningful comments.
- Updated PIT\_SetTimerPeriod() and PIT\_GetCurrentTimerCount() with 16-bit parameter.
- Deleted mask parameter for PIT\_ClearStatusFlags/PIT\_EnableInterrupts/PIT\_DisableInterrupts.
- Added PIT\_SetTimerClockSource() API to configure clock source.
- Added PIT\_EnableSlaveMode() API to configure slave mode.

### [2.0.1]

- New Features
- Added PIT\_SetTimerPrescaler() API to configure clock prescaler value.

### [2.0.0]

- Initial version.
-

## PMC

### [2.1.0]

- Improvements
- Added PMC\_SetVrefTrim() and PMC\_SetVcapTrim() APIs to support MC56F80xxx.

### [2.0.0]

- Initial version.
- 

## eFlexPWM

### [2.2.0]

- New Features
- Supported capture PWM input filter.
- Supported different PWM deadtime count register width.
  - Bug Fixes
- Fixed wrong pwm\_sm\_pwm\_out\_t enum order issue.

### [2.1.1]

- Bug Fixes
- Fixed build error when soc not support Capture A/B features.

### [2.1.0]

- Improvements
- Supported MC56F80xxx.

### [2.0.2]

- Bug Fixes
- Fixed clear status flags API doesn't work issue.

### [2.0.1]

- Improvements
- Supported MC56F82xxx and MC56F84xxx .
  - Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### [2.0.0]

- Initial version.
-

## QSCI

### [2.0.4]

- Bug Fixes
- Fixed DMA transfer blocking issue by enabling tx idle interrupt after DMA transmission finishes, and invoke completion callback after tx idle interrupt occurs.

### [2.0.3]

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### [2.0.2]

- Improvements
- Supported QSCI which has 13-bit integer and 3-bit fractional baud rate selection.

### [2.0.1]

- Bug Fixes
- Fixed bug that when starting the non-blocking receive, the rx idle interrupt is not enabled, and when receiving is done the rx idle interrupt is not disabled.

### [2.0.0]

- Initial version.
- 

## QTMR

### [2.0.1]

- Improvements
- Supported to get TMR capture register address.
  - Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

### [2.0.0]

- Initial version.
- 

## Queued SPI

### [2.1.1]

- Bug Fixes
- Fixed wrong baudrate calculation method.

**[2.1.0]**

- Bug Fixes
- Fixed wrong definitions of interrupt enable/disable masks.
- Fixed wrong usage of QSPI\_DisableInterrupts.
- Fixed wrong type casts.
- Fixed bug for master blocking transfer of rx FIFO overflow.

**[2.0.0]**

- Initial version.
- 

**SIM**

**[2.0.0]**

- Initial version.
- 

**DSC\_XBARA**

**[2.0.1]**

- Bug Fixes
- Fixed violations of the MISRA C-2012 rules.

**[2.0.0]**

- Initial version.
-

# Chapter 2

## MC56F80748

### 2.1 CADC: 12-bit Cyclic Analog-to-Digital Converter Driver

`void CADC_Init(ADC_Type *base, const cadc_config_t *psConfig)`

Initializes the CADC module, such as scan mode, DMA trigger source, interrupt mask and so on.

This function is to make the initialization for using CADC module. The operations are:

- Enable the clock for CADC.
- Set power up delay and Idle work mode.
- Set DMA trigger source.
- Enable the interrupts(Including High/Low limit interrupt, zero crossing interrupt interrupt, end of scan interrupt and each sample slot's scan interrupt).
- Set scan mode.
- Set disabled sample slot for the scan.
- Set scan control options.
- Set selected channels' mode.
- Set gain for each channel.
- Config contera and converterB.

---

**Note:** The high limit value, low limit value, offset value and zerocrossing mode of each sample slot will not be configured in this function, to set those options, the APIs in "Sample Slot Control Interfaces" function group can be used.

---

#### Parameters

- `base` – CADC peripheral base address.
- `psConfig` – Pointer to configuration structure. See `cadc_config_t`.

`void CADC_GetDefaultConfig(cadc_config_t *psConfig)`

Gets an available pre-defined options(such as scan mode, DMA trigger source, interrupt mask and so on) for module's configuration.

This function initializes the module's configuration structure with an available settings. The default value are:

```
psConfig->eDMATriggerSource = kCADC_DMATrigSrcEndofScan;
psConfig->eIdleWorkMode = kCADC_IdleKeepNormal;
psConfig->u16PowerUpDelay = 26U;
psConfig->u32EnabledInterruptMask = 0U;
psConfig->eScanMode = kCADC_ScanModeTriggeredParallelSimultaneous;
psConfig->uDisabledSampleSlot.u32SampleDisVal = 0xFF0F0UL;
psConfig->uScanControl.u32ScanCtrlVal = 0x0UL;
psConfig->eChannelGain[x] = kCADC_SignalGainX1;
psConfig->sampleSlotScanInterruptEnableMask = kCADC_NonSampleSlotMask;
For the default setting of converter, please see CADC_GetConverterDefaultConfig().
```

### Parameters

- psConfig – Pointer to configuration structure. See `cadc_config_t`.

`void CADC_Deinit(ADC_Type *base)`

De-initializes the CADC module, including power down both converter and disable the clock(Optional).

This function is to make the de-initialization for using CADC module. The operations are:

- Power down both converter.
- Disable the clock for CADC.

### Parameters

- base – CADC peripheral base address.

`static inline void CADC_SetScanMode(ADC_Type *base, cadc_scan_mode_t eScanMode)`

Sets the scan mode(such as Sequential scan mode, Simultaneous parallel scan mode, Independent parallel scan mode) of dual converters.

### Parameters

- base – CADC peripheral base address.
- eScanMode – Dual converters' scan mode, please see `cadc_scan_mode_t` for details.

`static inline void CADC_SetScanControl(ADC_Type *base, cadc_scan_control_t uScanControl)`

The function provides the ability to pause and await new sync in the conversion sequence.

### Parameters

- base – CADC peripheral base address.
- uScanControl – The scan control value, please refer to `cadc_scan_control_t` for details.

`void CADC_SetChannelMode(ADC_Type *base, cadc_channel_mode_t eChannelMode)`

Sets mode for the specific channel(Each channel can be set as single-end, fully differential and unipolar differential(Optional) mode).

### Parameters

- base – CADC peripheral base address.
- eChannelMode – The channel mode to be set, please refer to `cadc_channel_mode_t` for details.

```
void CADC_SetChannelGain(ADC_Type *base, cadc_channel_number_t eChannelNumber,
                        cadc_channel_gain_t eChannelGain)
```

Sets the gain(Supports X1, X2, X4) of selected channel.

#### Parameters

- base – CADC peripheral base address.
- eChannelNumber – The number of channel, please refer to *cadc\_channel\_number\_t*.
- eChannelGain – The gain amplification, please refer to *cadc\_channel\_gain\_t* for details.

```
void CADC_GetSampleSlotDefaultConfig(cadc_sample_slot_config_t *psConfig)
```

Gets sample slot default configuration including zero crossing mode, high limit value, low limit value and offset value.

```
psConfig->eZeroCrossingMode = kCADC_ZeroCrossingDisabled;
psConfig->u16HighLimitValue = 0x7FF8U;
psConfig->u16LowLimitValue  = 0x0U;
psConfig->u16OffsetValue    = 0x0U;
```

#### Parameters

- psConfig – Pointer to configuration structure. See *cadc\_sample\_slot\_config\_t*.

```
void CADC_SetSampleSlotConfig(ADC_Type *base, cadc_sample_slot_index_t eSampleIndex,
                              const cadc_sample_slot_config_t *psConfig)
```

Configures the options(including zero crossing mode, high limit value, low limit value and offset value) for sample slot.

---

**Note:** This function can be used to set high limit value, low limit value, offset value and zerocrossing mode of the sample slot.

---

#### Parameters

- base – CADC peripheral base address.
- eSampleIndex – Index of sample slot in conversion sequence. Please refer to *cadc\_sample\_slot\_index\_t*.
- psConfig – Pointer to configuration structure. See *cadc\_sample\_slot\_config\_t*.

```
void CADC_SetSampleSlotZeroCrossingMode(ADC_Type *base, cadc_sample_slot_index_t
                                         eSampleIndex,
                                         cadc_sample_slot_zero_crossing_mode_t
                                         eZeroCrossingMode)
```

Sets zero-crossing mode for the selected sample slot.

#### Parameters

- base – CADC peripheral base address.
- eSampleIndex – The index of sample slot. Please refer to *cadc\_sample\_slot\_index\_t* for details.
- eZeroCrossingMode – Zero crossing mode, please refer to *cadc\_sample\_slot\_zero\_crossing\_mode\_t* for details.

```
void CADC_RouteChannelToSampleSlot(ADC_Type *base, cadc_sample_slot_index_t
                                   eSampleIndex, cadc_channel_number_t
                                   eChannelNumber)
```

Routes the channel to the sample slot.

#### Parameters

- *base* – CADC peripheral base address.
- *eSampleIndex* – The index of sample slot, please refer to *cadc\_sample\_slot\_index\_t* for details.
- *eChannelNumber* – Sample channel number, please refer to *cadc\_channel\_number\_t* for details.

```
static inline void CADC_SetSampleSlotLowLimitValue(ADC_Type *base,
                                                    cadc_sample_slot_index_t eSampleIndex,
                                                    uint16_t u16LowLimitValue)
```

Sets the low limit value(-32768 ~ 32767 with lower three bits of fixed value 0) for the specific sample slot.

#### Parameters

- *base* – CADC peripheral base address.
- *eSampleIndex* – The index of sample slot. Please refer to *cadc\_sample\_slot\_index\_t* for details.
- *u16LowLimitValue* – Low limit value(-32768 ~ 32767 with lower three bits of fixed value 0). Original value formation as hardware register, with 3-bits left shifted.

```
static inline void CADC_SetSampleSlotHighLimitValue(ADC_Type *base,
                                                    cadc_sample_slot_index_t eSampleIndex,
                                                    uint16_t u16HighLimitValue)
```

Sets the high limit value(-32768 ~ 32767 with lower three bits of fixed value 0) for the specific sample slot.

#### Parameters

- *base* – CADC peripheral base address.
- *eSampleIndex* – The index of sample slot. Please refer to *cadc\_sample\_slot\_index\_t* for details.
- *u16HighLimitValue* – High limit value(-32768 ~ 32767 with lower three bits of fixed value 0). Original value formation as hardware register, with 3-bits left shifted.

```
static inline void CADC_SetSampleSlotOffsetValue(ADC_Type *base, cadc_sample_slot_index_t
                                                  eSampleIndex, uint16_t u16OffsetValue)
```

Sets the offset value(-32768 ~ 32767 with lower three bits of fixed value 0) for the specific sample slot.

#### Parameters

- *base* – CADC peripheral base address.
- *eSampleIndex* – The index of sample slot. Please refer to *cadc\_sample\_slot\_index\_t* for details.
- *u16OffsetValue* – Offset value(-32768 ~ 32767 with lower three bits of fixed value 0). Original value formation as hardware register, with 3-bits left shifted.

```
static inline uint16_t CADC_GetSampleSlotResultValue(ADC_Type *base,
                                                    cadc_sample_slot_index_t eSampleIndex)
```

Gets the sample result value.

This function is to get the sample result value. The returned value keeps its original formation just like in hardware result register. It includes the sign bit as the MSB and 3-bit left shifted value.

#### Parameters

- `base` – ADC peripheral base address.
- `eSampleIndex` – Index of sample slot. For the counts of sample slots, please refer to `cadc_sample_slot_index_t` for details.

#### Returns

Sample's conversion value.

```
void CADC_GetConverterDefaultConfig(cadc_converter_config_t *psConfig)
```

Gets available pre-defined settings (such as clock divisor, reference voltage source, and so on) for each converter's configuration.

This function initializes each converter's configuration structure with available settings. The default values are:

```
psConfig->u16ClockDivisor = 4U; (ADC clock = Peripheral clock / 5)
psConfig->eSpeedMode = kCADC_SpeedMode0; (Chip specific)
psConfig->eHighReferenceVoltageSource = kCADC_ReferenceVoltageVrefPad;
psConfig->eLowReferenceVoltageSource = kCADC_ReferenceVoltageVrefPad;
psConfig->u16SampleWindowCount = 0U; (Chip specific)
psConfig->bEnableDMA = false;
psConfig->bPowerUp = false;
psConfig->bScanInitBySync = true;
```

#### Parameters

- `psConfig` – Pointer to configuration structure. See `cadc_converter_config_t`.

```
void CADC_SetConverterConfig(ADC_Type *base, cadc_converter_id_t eConverterId, const
                             cadc_converter_config_t *psConfig)
```

Configures the options (such as clock divisor, reference voltage source, and so on) for the converter.

This function can be used to configure the converter. The operations are:

- Set clock divisor;
- Set reference voltage source
- Enable/Disable DMA
- Power-up/power-down converter

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter Id. See `cadc_converter_id_t`.
- `psConfig` – Pointer to configuration structure. See `cadc_converter_config_t`.

```
static inline void CADC_EnableConverter(ADC_Type *base, cadc_converter_id_t eConverterId,
                                        bool bEnable)
```

Changes the converter to stop mode or normal mode.

The conversion should only be launched after the converter is in normal mode. When in stop mode, the current scan is stopped and no further scans can start. All the software trigger and hardware trigger are ignored.

#### Parameters

- base – ADC peripheral base address.
- eConverterId – The converter Id. See `cadc_converter_id_t`.
- bEnable – Used to change the operation mode.
  - **true** Changed to normal mode.
  - **false** Changed to stop mode

```
static inline void CADC_EnableConverterSyncInput(ADC_Type *base, cadc_converter_id_t
                                                eConverterId, bool bEnable)
```

Enables/Disables the external sync input pulse to initiate a scan.

---

**Note:** When in “Once” scan mode, this gate would be off automatically after an available sync is received. User needs to enable the input again manually if another sync signal is wanted.

---

#### Parameters

- base – ADC peripheral base address.
- eConverterId – The converter Id. See `cadc_converter_id_t`.
- bEnable – Enable the feature or not.
  - **true** Used a SYNC input pulse or START command to initiate a scan.
  - **false** Only use the START command to initiate a scan.

```
static inline void CADC_DoSoftwareTriggerConverter(ADC_Type *base, cadc_converter_id_t
                                                  eConverterId)
```

Uses software trigger to start a conversion sequence.

This function is to do the software trigger to the converter. The software trigger can used to start a conversion sequence.

#### Parameters

- base – ADC peripheral base address.
- eConverterId – The ID of the converter to be started. See `cadc_converter_id_t`.

```
static inline void CADC_SetConverterClockDivisor(ADC_Type *base, cadc_converter_id_t
                                                eConverterId, uint16_t u16ClockDivisor)
```

Sets clock divisor(Range from 0 to 63) for converterA and conveter B.

#### Parameters

- base – ADC peripheral base address.
- eConverterId – The converter Id. See `cadc_converter_id_t`.
- u16ClockDivisor – Converter’s clock divisor for the clock source. Available setting range is 0-63.
  - When the clockDivisor is 0, the divisor is 2.
  - For all other clockDivisor values, the divisor is 1 more than the decimal value of clockDivisor:  $\text{clockDivisor} + 1$

```
void CADC_SetConverterReferenceVoltageSource(ADC_Type *base, cadc_converter_id_t
                                             eConverterId, cadc_reference_voltage_source_t
                                             eHighReferenceVoltage,
                                             cadc_reference_voltage_source_t
                                             eLowReferenceVoltage)
```

Sets converter's reference voltage source(Including high reference voltage source and low reference voltage source).

#### Parameters

- base – CADC peripheral base address.
- eConverterId – The converter Id. See *cadc\_converter\_id\_t*.
- eHighReferenceVoltage – High voltage reference source, please refer to *cadc\_reference\_voltage\_source\_t*.
- eLowReferenceVoltage – Low voltage reference source, please refer to *cadc\_reference\_voltage\_source\_t*.

```
void CADC_EnableConverterPower(ADC_Type *base, cadc_converter_id_t eConverterId, bool
                               bEnable)
```

Powers up/down the specific converter.

This function is to enable the power for the converter. The converter should be powered up before the conversion. Once this API is called to power up the converter, the converter would be powered on after a few moment (so-called power up delay, the function CADC\_SetPowerUpDelay() can be used to set the power up delay), so that the power would be stable.

#### Parameters

- base – CADC peripheral base address.
- eConverterId – The converter to be powered. See *cadc\_converter\_id\_t*.
- bEnable – Powers up/down the converter.
  - **true** Power up the specific converter.
  - **false** Power down the specific converter.

```
static inline void CADC_EnableConverterDMA(ADC_Type *base, cadc_converter_id_t
                                           eConverterId, bool bEnable)
```

Enables/Disables the converter's DMA feature.

#### Parameters

- base – CADC peripheral base address.
- eConverterId – The converter id. See *cadc\_converter\_id\_t*.
- bEnable – Enables/Disables the DMA.
  - **true** Enable the converter's DMA.
  - **false** Disable the converter's DMA.

```
void CADC_SetConverterMuxAuxConfig(ADC_Type *base, cadc_converter_id_t eConverterId,
                                   const cadc_exp_mux_aux_config_t *psMuxAuxConfig)
```

Configures selected converter's expansion mux and aux settings.

#### Parameters

- base – ADC peripheral base address.

- `eConverterId` – The converter id, see `cadc_converter_id_t`.
- `psMuxAuxConfig` – Pointer to `cadc_exp_mux_aux_config_t` structure.

```
static inline void CADC_ResetConverterExpMuxScan(ADC_Type *base, cadc_converter_id_t
                                                eConverterId)
```

Resets selected converter's expansion mux scan.

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter id, see `cadc_converter_id_t`.

```
static inline void CADC_SetConverterExpansionMuxOperateMode(ADC_Type *base,
                                                           cadc_converter_id_t
                                                           eConverterId,
                                                           cadc_expansion_mux_operate_mode_t
                                                           eOperateMode)
```

Sets selected converter's expansion mux operate mode.

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter id, see `cadc_converter_id_t`.
- `eOperateMode` – Used to set expansion mux operate mode.

```
static inline void CADC_SetConverterAuxiliaryControl(ADC_Type *base, cadc_converter_id_t
                                                    eConverterId, uint16_t u16AuxControl)
```

Sets selected converter's auxiliary control set.

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter id, see `cadc_converter_id_t`.
- `u16AuxControl` – The mask of auxiliary control, should be the OR'ed value of `cadc_auxiliary_control_t`.

```
static inline void CADC_SetConverterMuxChannels(ADC_Type *base, cadc_converter_id_t
                                                eConverterId, uint32_t
                                                u32MuxChannelMask)
```

Sets selected converter's mux channels.

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter id, see `cadc_converter_id_t`.
- `u32MuxChannelMask` – The mask of mux selection of all mux solts, should be the OR'ed value of `cadc_expansion_mux_selection_t`.

```
static inline void CADC_SetExpansionMuxAuxDisabledSlot(ADC_Type *base, cadc_converter_id_t
                                                       eConverterId,
                                                       cadc_expansion_disabled_mux_slot_t
                                                       eDisabledMuxSlot)
```

Set selected converter's mux and aux disabled slot.

#### Parameters

- `base` – ADC peripheral base address.
- `eConverterId` – The converter id, see `cadc_converter_id_t`.

- `eDisabledMuxSlot` – The mux slot to disabled, please refer to `cadc_expansion_disabled_mux_slot_t`.

```
static inline void CADC_SetPowerUpDelay(ADC_Type *base, uint16_t u16PowerUpDelay)
```

Sets power up delay(The number of ADC clocks to power up the converters before allowing a scan to start).

#### Parameters

- `base` – CADC peripheral base address.
- `u16PowerUpDelay` – The number of ADC clocks to power up an ADC converter. Ranges from 0 to 63.

```
static inline void CADC_EnableAutoPowerDownMode(ADC_Type *base, bool bEnable)
```

Enables/Disables auto-powerdown converters when the module is not in use for a scan.

#### Parameters

- `base` – CADC peripheral base address.
- `bEnable` – Enable/Disable auto-powerdown mode.
  - **true** Enable auto-powerdown mode, so when the module is not in use, it will auto-powerdown.
  - **false** Disable auto-powerdown mode, so when the module is not in use, the power will still on.

```
static inline void CADC_SetDMATriggerSource(ADC_Type *base, cadc_dma_trigger_source_t eDMATriggerSource)
```

Sets DMA trigger source(available selections are “End of scan” and “Sample Ready”).

#### Parameters

- `base` – CADC peripheral base address.
- `eDMATriggerSource` – DMA trigger source. Please refer to `cadc_dma_trigger_source_t` for details.

```
static inline void CADC_EnableInterrupts(ADC_Type *base, uint32_t u32Mask)
```

Enables the interrupts(such as high/low limit interrupts, end of scan interrupts, and so on).

#### Parameters

- `base` – CADC peripheral base address.
- `u32Mask` – Mask value for converters interrupt events. Should be the OR'ed value of `_cadc_interrupt_enable`.

```
static inline void CADC_DisableInterrupts(ADC_Type *base, uint32_t u32Mask)
```

Disables the interrupts(such as high/low limit interrupts, end of scan interrupts, and so on).

#### Parameters

- `base` – CADC peripheral base address.
- `u32Mask` – Mask value for converts interrupt events. Should be the OR'ed value of `_cadc_interrupt_enable`.

```
static inline uint16_t CADC_GetMiscStatusFlags(ADC_Type *base)
```

Gets Miscellaneous status flags, such as end of scan status flag, high/low limit interrupt flags and so on.

---

**Note:** This API will return the current status of the ADC module, including high limit interrupt status, low limit status flag, zero crossing interrupt status, End of scan interrupt status, conversion in progress status. But some status flags are not included in this function. To get sample slot ready status flag,

please invoking `CADC_GetSampleSlotReadyStatusFlags()`, to get sample slot limit violations status please invoking `CADC_ClearSampleSlotLowLimitStatusFlags()` and `CADC_GetSampleSlotHighLimitStatusFlags()`, to get zerocrossing status please invoking `CADC_GetSampleSlotZeroCrossingStatusFlags()`. To get converters' power status please invoke `CADC_GetPowerStatusFlag()`.

---

#### Parameters

- `base` – ADC peripheral base address.

#### Returns

Mask value for the event flags. See `_cadc_misc_status_flags`.

```
static inline void CADC_ClearMiscStatusFlags(ADC_Type *base, uint16_t u16Flags)
```

Clears Miscellaneous status flags(Only for “end of scan” status flags).

---

**Note:** Only `kADC_ConverterAEndOfScanFlag` and `kADC_ConverterBEndOfScanFlag` can be cleared. And sample slot related status flags can not be cleared in this function. To clear the status flags of limit violations, please invoking `CADC_ClearSampleSlotLowLimitStatusFlags()` and `CADC_ClearSampleSlotHighLimitStatusFlags()`, to clear the status flags of zero crossing mode, please invoking `CADC_ClearSampleSlotZeroCrossingStatusFlags()`.

---

#### Parameters

- `base` – ADC peripheral base address.
- `u16Flags` – Mask value for the event flags to be cleared. See `_cadc_misc_status_flags`. Only the enumeration `kADC_ConverterAEndOfScanFlag` and `kADC_ConverterBEndOfScanFlag` are useful.

```
static inline uint32_t CADC_GetSampleSlotReadyStatusFlags(ADC_Type *base)
```

Gets sample slots ready status flag, those status flags are cleared by reading the corresponding sample slots' result.

#### Parameters

- `base` – ADC peripheral base address.

```
static inline uint32_t CADC_GetSampleSlotLowLimitStatusFlags(ADC_Type *base)
```

Gets sample slot low limit status flags(Each bit represents one sample slot).

#### Parameters

- `base` – ADC peripheral base address.

#### Returns

The value of all sample slots' low limit status. Each bit represents one sample slot.

```
static inline void CADC_ClearSampleSlotLowLimitStatusFlags(ADC_Type *base, uint32_t u32SampleMask)
```

Clears sample slot's low limit status flags(Each bit represents one sample slot).

#### Parameters

- `base` – ADC peripheral base address.
- `u32SampleMask` – Mask value of sample slots. This parameter should be the OR'ed value of `cadc_sample_slot_mask_t`.

```
static inline uint32_t ADC_GetSampleSlotHighLimitStatusFlags(ADC_Type *base)
```

Gets sample slot high limit status flags(Each bit represents one sample slot).

**Parameters**

- base – ADC peripheral base address.

**Returns**

The value of all sample slots' high limit status. Each bit represents each sample slot.

```
static inline void ADC_ClearSampleSlotHighLimitStatusFlags(ADC_Type *base, uint32_t  
u32SampleMask)
```

Clears sample slot's high limit status flags(Each bit represents one sample slot).

**Parameters**

- base – ADC peripheral base address.
- u32SampleMask – Mask value of sample slots. This parameter should be the OR'ed value of `adc_sample_slot_mask_t`.

```
static inline uint32_t ADC_GetSampleSlotZeroCrossingStatusFlags(ADC_Type *base)
```

Gets sample slot zero crossing status flags(Each bit represents one sample slot).

**Parameters**

- base – ADC peripheral base address.

**Returns**

The value of all sample slots' zero crossing status. Each bit represents each sample slot.

```
static inline void ADC_ClearSampleSlotZeroCrossingStatusFlags(ADC_Type *base, uint32_t  
u32SampleMask)
```

Clears sample slot's zero crossing status flags(Each bit represents one sample slot).

**Parameters**

- base – ADC peripheral base address.
- u32SampleMask – Mask value of sample slots. This parameter should be the OR'ed value of `adc_sample_slot_mask_t`.

```
static inline uint16_t ADC_GetPowerStatusFlags(ADC_Type *base)
```

Gets converters power status(Those power status can not be cleared).

**Parameters**

- base – ADC peripheral base address.

**Returns**

The mask value of the converters' power status flag, see `_adc_converter_power_status_flags`.

```
static inline uint16_t ADC_GetConverterExpMuxChannelScanCompStatusFlags(ADC_Type *base)
```

Gets converter's expansion mux channel scan complete status flags.

**Parameters**

- base – ADC peripheral base address.

**Returns**

uint16\_t The mask value of converters' expansion mux channel scan status flags, see `_adc_expansion_mux_status_flags`.

```
static inline void CADC_ClearConverterExpMuxChannelScanCompStatusFlags(ADC_Type *base,
                                                                    uint16_t
                                                                    u16FlagMask)
```

Clears converter's expansion mux channel scan complete status flags.

**Parameters**

- base – CADC peripheral base address.
- u16FlagMask – The mask value of `_cadc_expansion_mux_status_flags`.

FSL\_CADC\_DRIVER\_VERSION

CADC driver version.

```
enum _cadc_misc_status_flags
```

CADC miscellaneous status flags used to tell peripheral's miscellaneous status, such as zero-crossing, end of scan flags.

*Values:*

```
enumerator kCADC_ZeroCrossingInterruptFlag
```

Zero crossing encountered. IRQ pending if enabled Zero Crossing Interrupt.

```
enumerator kCADC_HighLimitInterruptFlag
```

High limit exceeded flag. IRQ pending if enabled high limit interrupt.

```
enumerator kCADC_LowLimitInterruptFlag
```

Low limit exceeded flag. IRQ pending if enabled low limit interrupt.

```
enumerator kCADC_ConverterAInProgressFlag
```

Conversion in progress, converter A.

```
enumerator kCADC_ConverterBInProgressFlag
```

Conversion in progress, converter B.

```
enumerator kCADC_ConverterAEndOfScanFlag
```

End of scan, converter A.

```
enumerator kCADC_ConverterBEndOfScanFlag
```

End of scan, converter B.

```
enumerator kCADC_StatusAllFlags
```

```
enum _cadc_converter_power_status_flags
```

The enumeration of converter power status.

*Values:*

```
enumerator kCADC_ConverterAPowerDownFlag
```

The converterA is powered down.

```
enumerator kCADC_ConverterBPowerDownFlag
```

The converterB is powered down.

```
enum _cadc_expansion_mux_status_flags
```

The enumeration of expansion mux channel scan complete interrupt request status flag.

*Values:*

```
enumerator kCADC_ANA4ExpMuxAuxScanCompInterruptFlag
```

ANA4 Expansion MUX Channel Scan Complete Interrupt flag.

```
enumerator kCADC_ANB4ExpMuxAuxScanCompInterruptFlag
```

ANB4 Expansion MUX Channel Scan Complete Interrupt flag.

enum \_cadc\_interrupt\_enable

CADC Interrupts enumeration.

*Values:*

enumerator kCADC\_Sample0ScanInterruptEnable

If sample0 is converted, generate the scan interrupt.

enumerator kCADC\_Sample1ScanInterruptEnable

If sample1 is converted, generate the scan interrupt.

enumerator kCADC\_Sample2ScanInterruptEnable

If sample2 is converted, generate the scan interrupt.

enumerator kCADC\_Sample3ScanInterruptEnable

If sample3 is converted, generate the scan interrupt.

enumerator kCADC\_Sample4ScanInterruptEnable

If sample4 is converted, generate the scan interrupt.

enumerator kCADC\_Sample5ScanInterruptEnable

If sample5 is converted, generate the scan interrupt.

enumerator kCADC\_Sample6ScanInterruptEnable

If sample6 is converted, generate the scan interrupt.

enumerator kCADC\_Sample7ScanInterruptEnable

If sample7 is converted, generate the scan interrupt.

enumerator kCADC\_Sample8ScanInterruptEnable

If sample8 is converted, generate the scan interrupt.

enumerator kCADC\_Sample9ScanInterruptEnable

If sample9 is converted, generate the scan interrupt.

enumerator kCADC\_Sample10ScanInterruptEnable

If sample10 is converted, generate the scan interrupt.

enumerator kCADC\_Sample11ScanInterruptEnable

If sample11 is converted, generate the scan interrupt.

enumerator kCADC\_Sample12ScanInterruptEnable

If sample12 is converted, generate the scan interrupt.

enumerator kCADC\_Sample13ScanInterruptEnable

If sample13 is converted, generate the scan interrupt.

enumerator kCADC\_Sample14ScanInterruptEnable

If sample14 is converted, generate the scan interrupt.

enumerator kCADC\_Sample15ScanInterruptEnable

If sample15 is converted, generate the scan interrupt.

enumerator kCADC\_ANA4ExpMuxScanCompleteInterruptEnable

If ANA4 expansion MUX channel scan complete, generate the interrupt.

enumerator kCADC\_ANB4ExpMuxScanCompleteInterruptEnable

If ANB4 expansion MUX channel scan complete, generate the interrupt.

enumerator kCADC\_HighLimitInterruptEnable

If the result value is greater than the high limit value, generate high limit interrupt.

enumerator kCADC\_LowLimitInterruptEnable

If the result value is less than the low limit value, generate low limit interrupt.

enumerator kCADC\_ZeroCrossingInterruptEnable

If the current value has a sign change from the previous result in the selected zero crossing mode, generate the zero crossing mode

enumerator kCADC\_ConversionCompleteInterrupt0Enable

Upon the completion of the scan, generate the end of scan interrupt, when the scan mode is selected as sequential mode or simultaneous parallel mode. For looping scan mode, the interrupt will trigger after the completion of each iteration of loop.

enumerator kCADC\_ConversionCompleteInterrupt1Enable

When the scan mode is independent parallel mode, up the completion of the converter scan, generate te end of scan interrupt. For looping scan mode, the interrupt will trigger after the completion of each iteration of loop.

enumerator kCADC\_ALLInterruptEnable

enum \_cadc\_converter\_id

CADC Converter identifier.

*Values:*

enumerator kCADC\_ConverterA

Converter A.

enumerator kCADC\_ConverterB

Converter B.

enum \_cadc\_idle\_work\_mode

The enumeration of work mode when the module is not used.

*Values:*

enumerator kCADC\_IdleKeepNormal

Keep normal.

enumerator kCADC\_IdleAutoPowerDown

Fall into power down mode automatically.

enum \_cadc\_dma\_trigger\_source

The enumeration of DMA trigger source.

*Values:*

enumerator kCADC\_DMATrigSrcEndofScan

DMA trigger source is end of scan interrupt.

enumerator kCADC\_DMATrigSrcSampleReady

DMA trigger source is RDY bits.

enum \_cadc\_scan\_mode

The enumeration of dual converter's scan mode.

*Values:*

enumerator kCADC\_ScanModeOnceSequential

Once (single) sequential.

enumerator kCADC\_ScanModeOnceParallelIndependent

Once parallel independently.

enumerator kCADC\_ScanModeLoopSequential

Loop sequential.

enumerator kCADC\_ScanModeLoopParallelIndependent

Loop parallel independently.

enumerator kCADC\_ScanModeTriggeredSequential

Triggered sequential.

enumerator kCADC\_ScanModeTriggeredParallelIndependent

Triggered parallel independently.

enumerator kCADC\_ScanModeOnceParallelSimultaneous

Once parallel simultaneously.

enumerator kCADC\_ScanModeLoopParallelSimultaneous

Loop parallel simultaneously.

enumerator kCADC\_ScanModeTriggeredParallelSimultaneous

Triggered parallel simultaneously.

enum \_cadc\_reference\_voltage\_source

The enumeration of converter's reference voltage source.

*Values:*

enumerator kCADC\_ReferenceVoltageVrefPad

VREF pin.

enumerator kCADC\_ReferenceVoltageChannelPad

ANx2 or ANx3 pin.

enum \_cadc\_channel\_gain

The enumeration of sample slot connected channel gain.

*Values:*

enumerator kCADC\_SignalGainX1

Gain x1.

enumerator kCADC\_SignalGainX2

Gain x2.

enumerator kCADC\_SignalGainX4

Gain x4.

enum \_cadc\_channel\_mode

The enumeration of all channels' channel mode.

*Values:*

enumerator kCADC\_ANA0\_1\_SingleEnd

ANA0 and ANA1 both configured as single ended inputs.

enumerator kCADC\_ANA0\_1\_FullyDifferential

ANA0 configured as fully differential positive input, ANA1 configured as fully differential negative input.

enumerator kCADC\_ANA0\_1\_UnipolarDifferential

ANA0 configured as unipolar differential positive input, ANA1 configured as unipolar differential negative input.

enumerator kCADC\_ANA2\_3\_SingleEnd

ANA2 and ANA3 both configured as single ended inputs.

enumerator kCADC\_ANA2\_3\_FullyDifferential

ANA2 configured as fully differential positive input, ANA3 configured as fully differential negative input.

enumerator kCADC\_ANA2\_3\_UnipolarDifferential

ANA2 configured as unipolar differential positive input, ANA3 configured as unipolar differential negative input.

enumerator kCADC\_ANB0\_1\_SingleEnd

ANB0 and ANB1 both configured as single ended inputs.

enumerator kCADC\_ANB0\_1\_FullyDifferential

ANB0 configured as fully differential positive input, ANB1 configured as fully differential negative input.

enumerator kCADC\_ANB0\_1\_UnipolarDifferential

ANB0 configured as unipolar differential positive input, ANB1 configured as unipolar differential negative input.

enumerator kCADC\_ANB2\_3\_SingleEnd

ANB2 and ANB3 both configured as single ended inputs.

enumerator kCADC\_ANB2\_3\_FullyDifferential

ANB2 configured as fully differential positive input, ANB3 configured as fully differential negative input.

enumerator kCADC\_ANB2\_3\_UnipolarDifferential

ANB2 configured as unipolar differential positive input, ANB3 configured as unipolar differential negative input.

enumerator kCADC\_ANA4\_5\_SingleEnd

ANA4 and ANA5 both configured as single ended inputs.

enumerator kCADC\_ANA4\_5\_FullyDifferential

ANA4 configured as fully differential positive input, ANA5 configured as fully differential negative input.

enumerator kCADC\_ANA4\_5\_UnipolarDifferential

ANA4 configured as unipolar differential positive input, ANA5 configured as unipolar differential negative input.

enumerator kCADC\_ANA6\_7\_SingleEnd

ANA6 and ANA7 both configured as single ended inputs.

enumerator kCADC\_ANA6\_7\_FullyDifferential

ANA6 configured as fully differential positive input, ANA7 configured as fully differential negative input.

enumerator kCADC\_ANA6\_7\_UnipolarDifferential

ANA6 configured as unipolar differential positive input, ANA7 configured as unipolar differential negative input.

enumerator kCADC\_ANB4\_5\_SingleEnd

ANB4 and ANB5 both configured as single ended inputs.

enumerator kCADC\_ANB4\_5\_FullyDifferential

ANB4 configured as fully differential positive input, ANB5 configured as fully differential negative input.

enumerator kCADC\_ANB4\_5\_UnipolarDifferential

ANB4 configured as unipolar differential positive input, ANB5 configured as unipolar differential negative input.

enumerator kCADC\_ANB6\_7\_SingleEnd

ANB6 and ANB7 both configured as single ended inputs.

enumerator kCADC\_ANB6\_7\_FullyDifferential

ANB6 configured as fully differential positive input, ANB7 configured as fully differential negative input.

enumerator kCADC\_ANB6\_7\_UnipolarDifferential

ANB6 configured as unipolar differential positive input, ANB7 configured as unipolar differential negative input.

enum \_cadc\_channel\_number

The enumerator of all channels that can be routed to the specific sample slot.

*Values:*

enumerator kCADC\_SingleEndANA0\_DiffANA0pANA1n

Single Ended ANA0 Signal Or Differential ANA0+, ANA1- signal.

enumerator kCADC\_SingleEndANA1\_DiffANA0pANA1n

Single Ended ANA1 Signal Or Differential ANA0+, ANA1- signal.

enumerator kCADC\_SingleEndANA2\_DiffANA2pANA3n

Single Ended ANA2 Signal Or Differential ANA2+, ANA3- signal.

enumerator kCADC\_SingleEndANA3\_DiffANA2pANA3n

Single Ended ANA3 Signal Or Differential ANA2+, ANA3- signal.

enumerator kCADC\_SingleEndANA4\_DiffANA4pANA5n

Single Ended ANA4 Signal Or Differential ANA4+, ANA5- signal.

enumerator kCADC\_SingleEndANA5\_DiffANA4pANA5n

Single Ended ANA5 Signal Or Differential ANA4+, ANA5- signal.

enumerator kCADC\_SingleEndANA6\_DiffANA6pANA7n

Single Ended ANA6 Signal Or Differential ANA6+, ANA7- signal.

enumerator kCADC\_SingleEndANA7\_DiffANA6pANA7n

Single Ended ANA7 Signal Or Differential ANA6+, ANA7- signal.

enumerator kCADC\_SingleEndANB0\_DiffANB0pANB1n

Single Ended ANB0 Signal Or Differential ANB0+, ANB1- signal.

enumerator kCADC\_SingleEndANB1\_DiffANB0pANB1n

Single Ended ANB1 Signal Or Differential ANB0+, ANB1- signal.

enumerator kCADC\_SingleEndANB2\_DiffANB2pANB3n

Single Ended ANB2 Signal Or Differential ANB2+, ANB3- signal.

enumerator kCADC\_SingleEndANB3\_DiffANB2pANB3n

Single Ended ANB3 Signal Or Differential ANB2+, ANB3- signal.

enumerator kCADC\_SingleEndANB4\_DiffANB4pANB5n

Single Ended ANB4 Signal Or Differential ANB4+, ANB5- signal.

enumerator kCADC\_SingleEndANB5\_DiffANB4pANB5n

Single Ended ANB5 Signal Or Differential ANB4+, ANB5- signal.

enumerator kCADC\_SingleEndANB6\_DiffANB6pANB7n

Single Ended ANB6 Signal Or Differential ANB6+, ANB7- signal.

enumerator kCADC\_SingleEndANB7\_DiffANB6pANB7n

Single Ended ANB7 Signal Or Differential ANB6+, ANB7- signal.

enum `_cadc_sample_slot_mask`

The enumeration of sample slot mask.

*Values:*

enumerator `kCADC_NonSampleSlotMask`

enumerator `kCADC_SampleSlot0Mask`

The mask of sample slot0.

enumerator `kCADC_SampleSlot1Mask`

The mask of sample slot1.

enumerator `kCADC_SampleSlot2Mask`

The mask of sample slot2.

enumerator `kCADC_SampleSlot3Mask`

The mask of sample slot3.

enumerator `kCADC_SampleSlot4Mask`

The mask of sample slot4.

enumerator `kCADC_SampleSlot5Mask`

The mask of sample slot5.

enumerator `kCADC_SampleSlot6Mask`

The mask of sample slot6.

enumerator `kCADC_SampleSlot7Mask`

The mask of sample slot7.

enumerator `kCADC_SampleSlot8Mask`

The mask of sample slot8.

enumerator `kCADC_SampleSlot9Mask`

The mask of sample slot9.

enumerator `kCADC_SampleSlot10Mask`

The mask of sample slot10.

enumerator `kCADC_SampleSlot11Mask`

The mask of sample slot11.

enumerator `kCADC_SampleSlot12Mask`

The mask of sample slot12.

enumerator `kCADC_SampleSlot13Mask`

The mask of sample slot13.

enumerator `kCADC_SampleSlot14Mask`

The mask of sample slot14.

enumerator `kCADC_SampleSlot15Mask`

The mask of sample slot15.

enumerator `kCADC_AllSampleSlotsMask`

The mask of all sample slots.

enum `_cadc_sample_slot_index`

The enumeration of sample slot index.

*Values:*

enumerator kCADC\_SampleSlot0Index

The index of sample slot0.

enumerator kCADC\_SampleSlot1Index

The index of sample slot1.

enumerator kCADC\_SampleSlot2Index

The index of sample slot2.

enumerator kCADC\_SampleSlot3Index

The index of sample slot3.

enumerator kCADC\_SampleSlot4Index

The index of sample slot4.

enumerator kCADC\_SampleSlot5Index

The index of sample slot5.

enumerator kCADC\_SampleSlot6Index

The index of sample slot6.

enumerator kCADC\_SampleSlot7Index

The index of sample slot7.

enumerator kCADC\_SampleSlot8Index

The index of sample slot8.

enumerator kCADC\_SampleSlot9Index

The index of sample slot9.

enumerator kCADC\_SampleSlot10Index

The index of sample slot10.

enumerator kCADC\_SampleSlot11Index

The index of sample slot11.

enumerator kCADC\_SampleSlot12Index

The index of sample slot12.

enumerator kCADC\_SampleSlot13Index

The index of sample slot13.

enumerator kCADC\_SampleSlot14Index

The index of sample slot14.

enumerator kCADC\_SampleSlot15Index

The index of sample slot15.

enum \_cadc\_sample\_slot\_sequential\_mode\_disabled

The enumeration for the sample slot to be disabled in sequential mode.

*Values:*

enumerator kCADC\_Sample0Disabled

Disable Sample slot0, the scan will stop at sample slot0 in sequential scan mode

enumerator kCADC\_Sample1Disabled

Disable Sample slot1, the scan will stop at sample slot1 in sequential scan mode

enumerator kCADC\_Sample2Disabled

Disable Sample slot2, the scan will stop at sample slot2 in sequential scan mode

enumerator kCADC\_Sample3Disabled

Disable Sample slot3, the scan will stop at sample slot3 in sequential scan mode

enumerator kCADC\_Sample4Disabled

Disable Sample slot4, the scan will stop at sample slot4 in sequential scan mode

enumerator kCADC\_Sample5Disabled

Disable Sample slot5, the scan will stop at sample slot5 in sequential scan mode

enumerator kCADC\_Sample6Disabled

Disable Sample slot6, the scan will stop at sample slot6 in sequential scan mode

enumerator kCADC\_Sample7Disabled

Disable Sample slot7, the scan will stop at sample slot7 in sequential scan mode

enumerator kCADC\_Sample8Disabled

Disable Sample slot8, the scan will stop at sample slot8 in sequential scan mode

enumerator kCADC\_Sample9Disabled

Disable Sample slot9, the scan will stop at sample slot9 in sequential scan mode

enumerator kCADC\_Sample10Disabled

Disable Sample slot10, the scan will stop at sample slot10 in sequential scan mode

enumerator kCADC\_Sample11Disabled

Disable Sample slot11, the scan will stop at sample slot11 in sequential scan mode

enumerator kCADC\_Sample12Disabled

Disable Sample slot12, the scan will stop at sample slot12 in sequential scan mode

enumerator kCADC\_Sample13Disabled

Disable Sample slot13, the scan will stop at sample slot13 in sequential scan mode

enumerator kCADC\_Sample14Disabled

Disable Sample slot14, the scan will stop at sample slot14 in sequential scan mode

enumerator kCADC\_Sample15Disabled

Disable Sample slot15, the scan will stop at sample slot15 in sequential scan mode

enum \_cadc\_sample\_slot\_simultParallel\_mode\_disabled

The enumeration for the sample slot to be disabled in simultaneous parallel mode.

*Values:*

enumerator kCADC\_Sample0\_8Disabled

Disable Sample slot0 and Sample Slot 8, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot0 and Sample slot 8.

enumerator kCADC\_Sample1\_9Disabled

Disable Sample slot1 and Sample Slot 9, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot1 and Sample slot 9.

enumerator kCADC\_Sample2\_10Disabled

Disable Sample slot2 and Sample Slot 10, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot2 and Sample slot 10.

enumerator kCADC\_Sample3\_11Disabled

Disable Sample slot3 and Sample Slot 11, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot3 and Sample slot 11.

enumerator kCADC\_Sample4\_12Disabled

Disable Sample slot4 and Sample Slot 12, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot4 and Sample slot 12.

enumerator kCADC\_Sample5\_13Disabled

Disable Sample slot5 and Sample Slot 13, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot5 and Sample slot 13.

enumerator kCADC\_Sample6\_14Disabled

Disable Sample slot6 and Sample Slot 14, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot7 and Sample slot 14.

enumerator kCADC\_Sample7\_15Disabled

Disable Sample slot7 and Sample Slot 15, in the simultaneous parallel mode the converter A and converter B will stop at Sample slot7 and Sample slot 15.

enum \_cadc\_sample\_slot\_independentParallel\_mode\_convA\_disabled

The enumeration for the sample slot to be disabled for the converter A in independent parallel mode.

*Values:*

enumerator kCADC\_ConvASample0Disabled

Disable Sample slot0, the scan will stop at sample slot0 in sequential scan mode

enumerator kCADC\_ConvASample1Disabled

Disable Sample slot1, the scan will stop at sample slot1 in sequential scan mode

enumerator kCADC\_ConvASample2Disabled

Disable Sample slot2, the scan will stop at sample slot2 in sequential scan mode

enumerator kCADC\_ConvASample3Disabled

Disable Sample slot3, the scan will stop at sample slot3 in sequential scan mode

enumerator kCADC\_ConvASample4Disabled

Disable Sample slot4, the scan will stop at sample slot4 in sequential scan mode

enumerator kCADC\_ConvASample5Disabled

Disable Sample slot5, the scan will stop at sample slot5 in sequential scan mode

enumerator kCADC\_ConvASample6Disabled

Disable Sample slot6, the scan will stop at sample slot6 in sequential scan mode

enumerator kCADC\_ConvASample7Disabled

Disable Sample slot7, the scan will stop at sample slot7 in sequential scan mode

enumerator kCADC\_ConvASampleReserved

Reserved

enum \_cadc\_sample\_slot\_indParallel\_mode\_convB\_disabled

The enumeration for the sample slot to be disabled for the converter B in independent parallel mode.

*Values:*

enumerator kCADC\_ConvBSample8Disabled

Disable Sample slot8, the scan will stop at sample slot8 in sequential scan mode

enumerator kCADC\_ConvBSample9Disabled

Disable Sample slot9, the scan will stop at sample slot9 in sequential scan mode

enumerator kCADC\_ConvBSample10Disabled

Disable Sample slot10, the scan will stop at sample slot10 in sequential scan mode

enumerator kCADC\_ConvBSample11Disabled

Disable Sample slot11, the scan will stop at sample slot11 in sequential scan mode

enumerator kCADC\_ConvBSample12Disabled

Disable Sample slot12, the scan will stop at sample slot12 in sequential scan mode

enumerator kCADC\_ConvBSample13Disabled

Disable Sample slot13, the scan will stop at sample slot13 in sequential scan mode

enumerator kCADC\_ConvBSample14Disabled

Disable Sample slot14, the scan will stop at sample slot14 in sequential scan mode

enumerator kCADC\_ConvBSample15Disabled

Disable Sample slot15, the scan will stop at sample slot15 in sequential scan mode

enumerator kCADC\_ConvBSampleReserved

Reserved

enum \_cadc\_sample\_slot\_zero\_crossing\_mode

The enumeration for the sample slot's zero crossing event.

*Values:*

enumerator kCADC\_ZeroCrossingDisabled

Zero Crossing disabled.

enumerator kCADC\_ZeroCrossingForPtoNSign

Zero Crossing enabled for positive to negative sign change.

enumerator kCADC\_ZeroCrossingForNtoPSign

Zero Crossing enabled for negative to positive sign change.

enumerator kCADC\_ZeroCrossingForAnySignChanged

Zero Crossing enabled for any sign change.

enum \_cadc\_expansion\_mux\_operate\_mode

The enumeration for expansion multiplexer.

*Values:*

enumerator kCADC\_ExpMuxManualMode

MUX channel feeding to ANA4/ANB4 is selected as MUXSEL0.

enumerator kCADC\_ExpMuxScanMode0

The sample completion of ANA4/ANB4 enables subsequent selected channel.

enumerator kCADC\_ExpMuxScanMode1

The sample completion of ANA7/ANB7 enables subsequent selected channel.

enumerator kCADC\_ExpMuxScanMode2

The sample completion of ANA4/ANB4 or ANA7/ANB7 enables subsequent selected channel.

enum \_cadc\_auxiliary\_control

The enumeration of converter's auxiliary control.

*Values:*

enumerator kCADC\_AuxSel0\_Config0

Auxiliary select 0 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel0\_Config1

Auxiliary select 0 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel0\_Config2

Auxiliary select 0 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel0\_Config3  
Auxiliary select 0 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel1\_Config0  
Auxiliary select 1 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel1\_Config1  
Auxiliary select 1 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel1\_Config2  
Auxiliary select 1 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel1\_Config3  
Auxiliary select 1 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel2\_Config0  
Auxiliary select 2 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel2\_Config1  
Auxiliary select 2 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel2\_Config2  
Auxiliary select 2 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel2\_Config3  
Auxiliary select 2 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel3\_Config0  
Auxiliary select 3 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel3\_Config1  
Auxiliary select 3 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel3\_Config2  
Auxiliary select 3 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel3\_Config3  
Auxiliary select 3 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel4\_Config0  
Auxiliary select 4 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel4\_Config1  
Auxiliary select 4 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel4\_Config2  
Auxiliary select 4 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel4\_Config3  
Auxiliary select 4 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel5\_Config0  
Auxiliary select 5 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel5\_Config1  
Auxiliary select 5 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel5\_Config2  
Auxiliary select 5 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel5\_Config3  
Auxiliary select 5 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel6\_Config0  
Auxiliary select 6 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel6\_Config1  
Auxiliary select 6 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel6\_Config2  
Auxiliary select 6 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel6\_Config3  
Auxiliary select 6 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel7\_Config0  
Auxiliary select 7 controls AUX\_SEL0 = 0, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel7\_Config1  
Auxiliary select 7 controls AUX\_SEL0 = 1, AUX\_SEL1 = 0.

enumerator kCADC\_AuxSel7\_Config2  
Auxiliary select 7 controls AUX\_SEL0 = 0, AUX\_SEL1 = 1.

enumerator kCADC\_AuxSel7\_Config3  
Auxiliary select 7 controls AUX\_SEL0 = 1, AUX\_SEL1 = 1.

enum \_cadc\_expansion\_disabled\_mux\_slot  
The enumeration for the expansion mux slot to be disabled.

*Values:*

enumerator kCADC\_ExpMuxNoDisable  
Expansion mux scan not disabled.

enumerator kCADC\_ExpMux0Disable  
Expansion mux slot 0.

enumerator kCADC\_ExpMux1Disable  
Expansion mux slot 1.

enumerator kCADC\_ExpMux2Disable  
Expansion mux slot 2.

enumerator kCADC\_ExpMux3Disable  
Expansion mux slot 3.

enumerator kCADC\_ExpMux4Disable  
Expansion mux slot 4.

enumerator kCADC\_ExpMux5Disable  
Expansion mux slot 5.

enumerator kCADC\_ExpMux6Disable  
Expansion mux slot 6.

enumerator kCADC\_ExpMux7Disable  
Expansion mux slot 7.

enum \_cadc\_expansion\_mux\_selection  
The enumeration of expansion mux selection.

*Values:*

enumerator kCADC\_MuxSel0\_Channel0  
MUX's channel 0 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel1  
MUX's channel 1 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel2  
MUX's channel 2 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel3  
MUX's channel 3 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel4  
MUX's channel 4 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel5  
MUX's channel 5 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel6  
MUX's channel 6 for MUXSEL0.

enumerator kCADC\_MuxSel0\_Channel7  
MUX's channel 7 for MUXSEL0.

enumerator kCADC\_MuxSel1\_Channel0  
MUX's channel 0 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel1  
MUX's channel 1 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel2  
MUX's channel 2 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel3  
MUX's channel 3 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel4  
MUX's channel 4 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel5  
MUX's channel 5 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel6  
MUX's channel 6 for MUXSEL1.

enumerator kCADC\_MuxSel1\_Channel7  
MUX's channel 7 for MUXSEL1.

enumerator kCADC\_MuxSel2\_Channel0  
MUX's channel 0 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel1  
MUX's channel 1 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel2  
MUX's channel 2 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel3  
MUX's channel 3 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel4  
MUX's channel 4 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel5  
MUX's channel 5 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel6  
MUX's channel 6 for MUXSEL2.

enumerator kCADC\_MuxSel2\_Channel7  
MUX's channel 7 for MUXSEL2.

enumerator kCADC\_MuxSel3\_Channel0  
MUX's channel 0 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel1  
MUX's channel 1 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel2  
MUX's channel 2 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel3  
MUX's channel 3 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel4  
MUX's channel 4 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel5  
MUX's channel 5 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel6  
MUX's channel 6 for MUXSEL3.

enumerator kCADC\_MuxSel3\_Channel7  
MUX's channel 7 for MUXSEL3.

enumerator kCADC\_MuxSel4\_Channel0  
MUX's channel 0 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel1  
MUX's channel 1 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel2  
MUX's channel 2 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel3  
MUX's channel 3 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel4  
MUX's channel 4 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel5  
MUX's channel 5 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel6  
MUX's channel 6 for MUXSEL4.

enumerator kCADC\_MuxSel4\_Channel7  
MUX's channel 7 for MUXSEL4.

enumerator kCADC\_MuxSel5\_Channel0  
MUX's channel 0 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel1  
MUX's channel 1 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel2  
MUX's channel 2 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel3  
MUX's channel 3 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel4  
MUX's channel 4 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel5  
MUX's channel 5 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel6  
MUX's channel 6 for MUXSEL5.

enumerator kCADC\_MuxSel5\_Channel7  
MUX's channel 7 for MUXSEL5.

enumerator kCADC\_MuxSel6\_Channel0  
MUX's channel 0 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel1  
MUX's channel 1 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel2  
MUX's channel 2 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel3  
MUX's channel 3 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel4  
MUX's channel 4 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel5  
MUX's channel 5 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel6  
MUX's channel 6 for MUXSEL6.

enumerator kCADC\_MuxSel6\_Channel7  
MUX's channel 7 for MUXSEL6.

enumerator kCADC\_MuxSel7\_Channel0  
MUX's channel 0 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel1  
MUX's channel 1 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel2  
MUX's channel 2 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel3  
MUX's channel 3 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel4  
MUX's channel 4 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel5  
MUX's channel 5 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel6  
MUX's channel 6 for MUXSEL7.

enumerator kCADC\_MuxSel7\_Channel7  
MUX's channel 7 for MUXSEL7.

`typedef enum _cadc_converter_id cadc_converter_id_t`

CADC Converter identifier.

`typedef enum _cadc_idle_work_mode cadc_idle_work_mode_t`

The enumeration of work mode when the module is not used.

`typedef enum _cadc_dma_trigger_source cadc_dma_trigger_source_t`

The enumeration of DMA trigger source.

`typedef enum _cadc_scan_mode cadc_scan_mode_t`

The enumeration of dual converter's scan mode.

`typedef enum _cadc_reference_voltage_source cadc_reference_voltage_source_t`

The enumeration of converter's reference voltage source.

`typedef enum _cadc_channel_gain cadc_channel_gain_t`

The enumeration of sample slot connected channel gain.

`typedef enum _cadc_channel_mode cadc_channel_mode_t`

The enumeration of all channels' channel mode.

`typedef enum _cadc_channel_number cadc_channel_number_t`

The enumerator of all channels that can be routed to the specific sample slot.

`typedef enum _cadc_sample_slot_mask cadc_sample_slot_mask_t`

The enumeration of sample slot mask.

`typedef enum _cadc_sample_slot_index cadc_sample_slot_index_t`

The enumeration of sample slot index.

`typedef enum _cadc_sample_slot_sequential_mode_disabled`

`cadc_sample_slot_sequential_mode_disabled_t`

The enumeration for the sample slot to be disabled in sequential mode.

`typedef enum _cadc_sample_slot_simultParallel_mode_disabled`

`cadc_sample_slot_simultParallel_mode_disabled_t`

The enumeration for the sample slot to be disabled in simultaneous parallel mode.

`typedef enum _cadc_sample_slot_independentParallel_mode_convA_disabled`

`cadc_sample_slot_independentParallel_mode_convA_disabled_t`

The enumeration for the sample slot to be disabled for the converter A in independent parallel mode.

`typedef enum _cadc_sample_slot_indParallel_mode_convB_disabled`

`cadc_sample_slot_independentParallel_mode_convB_disabled_t`

The enumeration for the sample slot to be disabled for the converter B in independent parallel mode.

`typedef enum _cadc_sample_slot_zero_crossing_mode cadc_sample_slot_zero_crossing_mode_t`

The enumeration for the sample slot's zero crossing event.

`typedef enum _cadc_expansion_mux_operate_mode cadc_expansion_mux_operate_mode_t`

The enumeration for expansion multiplexer.

`typedef struct _cadc_sample_slot_independentParallel_mode_disabled`

`cadc_sample_slot_independentParallel_mode_disabled_t`

The structure of the disabled sample slots in independent parallel mode.

`typedef union _cadc_sample_slot_disabled cadc_sample_slot_disabled_t`

The union of disabled sample slot for each scan mode.

`typedef struct _cadc_sample_config cadc_sample_slot_config_t`

The structure for configuring the sample slot.

`typedef struct _cadc_scan_ctrl_sequential_mode cadc_scan_ctrl_seq_mode_t`

Cadc scan control for sequential scan mode.

---

**Note:** Each member of this structure represent one bit of the word. Asserted the structure's member means delay sample until a new sync input occurs. Cleared the structure's member means perform sample immediately after the completion of the current sample.

---

`typedef struct _cadc_scan_ctrl_simultParallel_mode cadc_scan_ctrl_simultParallel_mode_t`

Cadc scan control for simultaneous parallel scan mode.

---

**Note:** Each member of this structure represent one bit of the word. Asserted the structure's member means delay sample until a new sync input occurs. Cleared the structure's member means perform sample immediately after the completion of the current sample.

---

`typedef struct _cadc_scan_ctrl_independent_parallel_mode_converterA`

`cadc_scan_ctrl_independent_parallel_mode_converterA_t`

The scan ctrl struture for converterA in independent scan mode.

`typedef struct _cadc_scan_ctrl_independent_parallel_mode_converterB`

`cadc_scan_ctrl_independent_parallel_mode_converterB_t`

The scan ctrl struture for converterB in independent scan mode.

`typedef union _cadc_scan_ctrl_independent_parallel_mode`

`cadc_scan_ctrl_independent_parallel_mode_t`

The union for converters in independent parallel mode.

`typedef union _cadc_scan_control cadc_scan_control_t`

The union of the scan control for each scan mode.

`typedef enum _cadc_auxiliary_control cadc_auxiliary_control_t`

The enumeration of conveter's auxiliary control.

`typedef enum _cadc_expansion_disabled_mux_slot cadc_expansion_disabled_mux_slot_t`

The enumeration for the expansion mux slot to be disabled.

`typedef enum _cadc_expansion_mux_selection cadc_expansion_mux_selection_t`

The enumeration of expansion mux selection.

`typedef struct _cadc_exp_mux_aux_config cadc_exp_mux_aux_config_t`

The structure for configuring Cyclic ADC's expansion setting.

`typedef struct _cadc_converter_config cadc_converter_config_t`

The structure for configuring each converter.

`typedef struct _cadc_config cadc_config_t`

The structure for configuring the Cyclic ADC's setting.

`CADC_SAMPLE_SLOTS_COUNT`

Macro for CADC sample slot count.

`struct _cadc_sample_slot_independentParallel_mode_disabled`

`#include <fsl_cadc.h>` The structure of the disabled sample slots in independent parallel mode.

### Public Members

*cadc\_sample\_slot\_independentParallel\_mode\_convA\_disabled\_t* eConverterA

The sample slot to be disabled for the converter A, when the scan mode is set as independent parallel mode.

*cadc\_sample\_slot\_independentParallel\_mode\_convB\_disabled\_t* eConverterB

The sample slot to be disabled for the converter B, when the scan mode is set as independent parallel mode.

union *\_cadc\_sample\_slot\_disabled*

*#include <fsl\_cadc.h>* The union of disabled sample slot for each scan mode.

### Public Members

uint32\_t *u32SampleDisVal*

The 32 bits width of disabled sample slot value. This member used to get the disabled sample slot which sets in different scan modes in word type. This member is not recommended to be used to set the disabled sample slot. This member is designed to be used in driver level only, the application should not use this member.

*cadc\_sample\_slot\_sequential\_mode\_disabled\_t* eSequentialModeDisSample

If the scan mode is selected as sequential mode, the application must use this member to set the disabled sample slot. This member is used to set disabled sample slot when the scan mode is selected as sequential mode. The scan will stop at the first disabled sample slot in that mode. So for the application, this member should be set as one sample slot index that the scan will stop.

*cadc\_sample\_slot\_simultParallel\_mode\_disabled\_t* eSimultParallelModeDisSample

In simultaneous parallel scan mode, the application must use this member to set the disabled sample slot. In that scan mode, the scan will stop when either converter encounters a disabled sample.

*cadc\_sample\_slot\_independentParallel\_mode\_disabled\_t* sIndependentParallelModeDisSample

In independent parallel scan mode, the application must use this member to set the disabled sample slot. In that scan mode, the converter will stop scan when it encounters a disabled sample slot. In this mode, the disabled sample slot for converterA and converterB may different.

struct *\_cadc\_sample\_config*

*#include <fsl\_cadc.h>* The structure for configuring the sample slot.

### Public Members

*cadc\_sample\_slot\_zero\_crossing\_mode\_t* eZeroCrossingMode

Zero crossing mode.

uint16\_t *u16HighLimitValue*

High limit value. Original value formation as hardware register, with 3-bits left shifted.

uint16\_t *u16LowLimitValue*

Low limit value. Original value formation as hardware register, with 3-bits left shifted.

uint16\_t *u16OffsetValue*

Offset value. Original value formation as hardware register, with 3-bits left shifted.

```
struct _cadc_scan_ctrl_sequential_mode
#include <fsl_cadc.h> Cadc scan control for sequential scan mode.
```

---

**Note:** Each member of this structure represent one bit of the word. Asserted the structure's member means delay sample until a new sync input occurs. Cleared the structure's member means perform sample immediately after the completion of the current sample.

---

### Public Members

```
uint32_t bitSample0
    Control whether delay sample0 until a new sync input occurs.
uint32_t bitSample1
    Control whether delay sample1 until a new sync input occurs.
uint32_t bitSample2
    Control whether delay sample2 until a new sync input occurs.
uint32_t bitSample3
    Control whether delay sample3 until a new sync input occurs.
uint32_t bitSample4
    Control whether delay sample4 until a new sync input occurs.
uint32_t bitSample5
    Control whether delay sample5 until a new sync input occurs.
uint32_t bitSample6
    Control whether delay sample6 until a new sync input occurs.
uint32_t bitSample7
    Control whether delay sample7 until a new sync input occurs.
uint32_t bitSample8
    Control whether delay sample8 until a new sync input occurs.
uint32_t bitSample9
    Control whether delay sample9 until a new sync input occurs.
uint32_t bitSample10
    Control whether delay sample10 until a new sync input occurs.
uint32_t bitSample11
    Control whether delay sample11 until a new sync input occurs.
uint32_t bitSample12
    Control whether delay sample12 until a new sync input occurs.
uint32_t bitSample13
    Control whether delay sample13 until a new sync input occurs.
uint32_t bitSample14
    Control whether delay sample14 until a new sync input occurs.
uint32_t bitSample15
    Control whether delay sample15 until a new sync input occurs.
uint32_t bitsReserved
    Reserved 16 bits.
```

`struct _cadc_scan_ctrl_simultParallel_mode`  
`#include <fsl_cadc.h>` Cadc scan control for simultaneous parallel scan mode.

---

**Note:** Each member of this structure represent one bit of the word. Asserted the structure's member means delay sample until a new sync input occurs. Cleared the structure's member means perform sample immediately after the completion of the current sample.

---

### Public Members

`uint32_t bitSample0_8`  
Control whether delay sample0 and sample8 until a new sync input occurs.

`uint32_t bitSample1_9`  
Control whether delay sample1 and sample9 until a new sync input occurs.

`uint32_t bitSample2_10`  
Control whether delay sample2 and sample10 until a new sync input occurs.

`uint32_t bitSample3_11`  
Control whether delay sample3 and sample11 until a new sync input occurs.

`uint32_t bitsReserved1`  
Reserved 4 bits.

`uint32_t bitSample4_12`  
Control whether delay sample4 and sample12 until a new sync input occurs.

`uint32_t bitSample5_13`  
Control whether delay sample5 and sample13 until a new sync input occurs.

`uint32_t bitSample6_14`  
Control whether delay sample6 and sample14 until a new sync input occurs.

`uint32_t bitSample7_15`  
Control whether delay sample7 and sample15 until a new sync input occurs.

`uint32_t bitsReserved2`  
Reserved 4 bits.

`uint32_t bitsReserved3`  
Reserved 16 bits.

`struct _cadc_scan_ctrl_independent_parallel_mode_converterA`  
`#include <fsl_cadc.h>` The scan ctrl struture for converterA in independent scan mode.

### Public Members

`uint32_t bitSample0`  
Control whether delay converterA's sample0 until a new sync input occurs.

`uint32_t bitSample1`  
Control whether delay converterA's sample1 until a new sync input occurs.

`uint32_t bitSample2`  
Control whether delay converterA's sample2 until a new sync input occurs.

`uint32_t bitSample3`  
Control whether delay converterA's sample3 until a new sync input occurs.

uint32\_t bitsReserved1

Reserved 4 bits.

uint32\_t bitSample4

Control whether delay converterA's sample4 until a new sync input occurs.

uint32\_t bitSample5

Control whether delay converterA's sample5 until a new sync input occurs.

uint32\_t bitSample6

Control whether delay converterA's sample6 until a new sync input occurs.

uint32\_t bitSample7

Control whether delay converterA's sample7 until a new sync input occurs.

uint32\_t bitsReserved2

Reserved 4 bits

uint32\_t bitsReserved3

Reserved 16 bits.

struct \_cadc\_scan\_ctrl\_independent\_parallel\_mode\_converterB

*#include <fsl\_cadc.h>* The scan ctrl struture for converterB in independent scan mode.

### Public Members

uint32\_t bitsReserved1

Reserved 4 bits.

uint32\_t bitSample8

Control whether delay converterB's sample8 until a new sync input occurs.

uint32\_t bitSample9

Control whether delay converterB's sample9 until a new sync input occurs.

uint32\_t bitSample10

Control whether delay converterB's sample10 until a new sync input occurs.

uint32\_t bitSample11

Control whether delay converterB's sample11 until a new sync input occurs.

uint32\_t bitsReserved2

Reserved 4 bits.

uint32\_t bitSample12

Control whether delay converterB's sample12 until a new sync input occurs.

uint32\_t bitSample13

Control whether delay converterB's sample13 until a new sync input occurs.

uint32\_t bitSample14

Control whether delay converterB's sample14 until a new sync input occurs.

uint32\_t bitSample15

Control whether delay converterB's sample15 until a new sync input occurs.

uint32\_t bitsReserved3

Reserved 16 bits.

union \_cadc\_scan\_ctrl\_independent\_parallel\_mode

*#include <fsl\_cadc.h>* The union for converters in independent parallel mode.

### Public Members

*cadc\_scan\_ctrl\_independent\_parallel\_mode\_converterA\_t* sConverterA  
Scan control for converterA.

*cadc\_scan\_ctrl\_independent\_parallel\_mode\_converterB\_t* sConverterB  
Scan control for converterB.

union *\_cadc\_scan\_control*

*#include <fsl\_cadc.h>* The union of the scan control for each scan mode.

### Public Members

*uint32\_t* u32ScanCtrlVal  
The 32 bits value of the scan control value.

*cadc\_scan\_ctrl\_seq\_mode\_t* sSequential  
Scan control for sequential scan mode.

*cadc\_scan\_ctrl\_simultParallel\_mode\_t* sSimultParallel  
Scan control for simultaneous parallel scan mode.

*cadc\_scan\_ctrl\_independent\_parallel\_mode\_t* uIndependentParallel  
Scan control for independent scan mode.

struct *\_cadc\_exp\_mux\_aux\_config*

*#include <fsl\_cadc.h>* The structure for configuring Cyclic ADC's expansion setting.

### Public Members

*uint16\_t* u16AuxControl  
The mask of auxiliary control, should be the OR'ed value of *cadc\_auxiliary\_control\_t*.

*uint32\_t* u32MuxChannelMask  
The mask of mux selection of all mux solts, should be the OR'ed value of *cadc\_expansion\_mux\_selection\_t*.

*cadc\_expansion\_disabled\_mux\_slot\_t* disabledMuxSlot  
mux slot to disabled in the scan.

struct *\_cadc\_converter\_config*

*#include <fsl\_cadc.h>* The structure for configuring each converter.

### Public Members

*uint16\_t* u16ClockDivisor  
Converter's clock divisor for the clock source. Available setting range is 0-63.

- When the clockDivisor is 0, the divisor is 2.
- For all other clockDivisor values, the divisor is 1 more than the decimal value of clockDivisor:  $\text{clockDivisor} + 1$

*cadc\_reference\_voltage\_source\_t* eHighReferenceVoltageSource  
High voltage reference source.

*cadc\_reference\_voltage\_source\_t* eLowReferenceVoltageSource  
Low reference voltage source.

`bool bEnableDMA`  
Enable/Disable DMA.

`bool bPowerUp`  
Power up or power down the converter.

`bool bScanInitBySync`  
The member user to control the initiate method of the scan.

- **true** Use a SYNC input pulse or START command to initiate a scan.
- **false** Scan is initiated by the assertion of START command only.

`cadc_exp_mux_aux_config_t muxAuxConfig`  
Configuration of expansion mux and auxiliary control.

`struct _cadc_config`  
*#include <fsl\_cadc.h>* The structure for configuring the Cyclic ADC's setting.

### Public Members

`cadc_idle_work_mode_t eIdleWorkMode`  
Idle work mode for the module.

`cadc_dma_trigger_source_t eDMATriggerSource`  
Selects the dma trigger source for the module.

`uint16_t u16PowerUpDelay`  
The number of ADC clocks to power up the converters (if powered up), before allowing a scan to start. The available range is 0 to 63 .

`uint32_t u32EnabledInterruptMask`  
The mask of the interrupts to be enabled, should be the OR'ed value of `_cadc_interrupt_enable`.

`cadc_scan_mode_t eScanMode`  
The scan mode of the module.

`cadc_sample_slot_disabled_t uDisabledSampleSlot`  
The member used to config the which sample slot is disabled for the scan. The scan will continue until the first disabled sample slot is encountered.

`cadc_scan_control_t uScanControl`  
Scan control provides the ability to pause and await a new sync signal while current sample completed.

`uint32_t u32ChannelModeMask`  
The mask of each channel's mode, should be the OR'ed value of `cadc_channel_mode_t`. Each channel supports single-end and differential(Fully differentail and Unipolar differential). Some devices also support alternate source mode.

`cadc_channel_gain_t eChannelGain[(ADC_RSLT_COUNT)]`  
The gain value for each channel. Each element of the array represents the gain of the channel. E.g. `eChannelGain[0]` means channel gain of channel0, which is ANA0.

`cadc_channel_number_t eSampleSlot[(ADC_RSLT_COUNT)]`  
The channel assigned to each sample slot. The index of the array represents sample slot index.

*adc\_converter\_config\_t* sConverterA

The configuration for converterA.

*adc\_converter\_config\_t* sConverterB

The configuration for converterB.

## 2.2 The Driver Change Log

## 2.3 CADC Peripheral and Driver Overview

## 2.4 Clock Driver

enum *\_clock\_ip\_name*

List of IP clock name.

*Values:*

enumerator kCLOCK\_GPIOF  
GPIOF clock

enumerator kCLOCK\_GPIOE  
GPIOE clock

enumerator kCLOCK\_GPIOD  
GPIOD clock

enumerator kCLOCK\_GPIOC  
GPIOC clock

enumerator kCLOCK\_GPIOB  
GPIOB clock

enumerator kCLOCK\_GPIOA  
GPIOA clock

enumerator kCLOCK\_TA3  
Timer A3 clock

enumerator kCLOCK\_TA2  
Timer A2 clock

enumerator kCLOCK\_TA1  
Timer A1 clock

enumerator kCLOCK\_TA0  
Timer A0 clock

enumerator kCLOCK\_LPI2C0  
LPI2C0 clock

enumerator kCLOCK\_QSPI0  
QSPI0 clock

enumerator kCLOCK\_QSCI1  
QSCI1 clock

enumerator kCLOCK\_QSCI0  
QSCI0 clock

```

enumerator kCLOCK_PIT2
    PIT 2 clock
enumerator kCLOCK_PIT1
    PIT 1 clock
enumerator kCLOCK_PIT0
    PIT 0 clock
enumerator kCLOCK_QDC
    QDC clock
enumerator kCLOCK_CRC
    CRC clock
enumerator kCLOCK_CYCADC
    Cyclic ADC clock
enumerator kCLOCK_CMPC
    Comparator C clock
enumerator kCLOCK_CMPB
    Comparator B clock
enumerator kCLOCK_CMPA
    Comparator A clock
enumerator kCLOCK_PWMACH3
    Enhanced Flexible PWM A3 clock
enumerator kCLOCK_PWMACH2
    Enhanced Flexible PWM A2 clock
enumerator kCLOCK_PWMACH1
    Enhanced Flexible PWM A1 clock
enumerator kCLOCK_PWMACH0
    Enhanced Flexible PWM A0 clock
enumerator kCLOCK_OPAMPB
    OPAMP B clock
enumerator kCLOCK_OPAMPA
    OPAMP A clock
enumerator kCLOCK_NOGATE
    Peripheral without clock gate control
enumerator kCLOCK_EDMA
enumerator kCLOCK_EWM
enumerator kCLOCK_XBARA
enumerator kCLOCK_NUM
    Total IP clock number

```

enum \_clock\_name

List of system-level clock name.

*Values:*

```

enumerator kCLOCK_Mstr2xCk
    Master 2x clock which feed to core and peripheral

```

enumerator kCLOCK\_SysClk

MCU system/core clock

enumerator kCLOCK\_BusClk

Bus clock

enumerator kCLOCK\_Bus2xClk

Bus 2x clock

enumerator kCLOCK\_FlashClk

Flash clock

enumerator kCLOCK\_FastIrcClk

Fast internal RC oscillator, 8M/2M

enumerator kCLOCK\_SlowIrcClk

Slow internal RC oscillator, 200K

enumerator kCLOCK\_CrystalOscClk

Crystal oscillator

enumerator kCLOCK\_ExtClk

The selected external clock, it could be crystal oscillator, clkin0, clkin1

enumerator kCLOCK\_MstrOscClk

The selected master oscillator clock

enumerator kCLOCK\_PllDiv2Clk

PLL output divide 2

enum \_clock\_crystal\_osc\_mode

Crystal oscillator mode.

*Values:*

enumerator kCLOCK\_CrystalOscModeFSP

Full swing pierce, high power mode

enumerator kCLOCK\_CrystalOscModeLCP

Loop controlled pierce, low power mode

enum \_clock\_ext\_clk\_src

List of external clock source.

*Values:*

enumerator kCLOCK\_ExtClkSrcCrystalOsc

External clock source is crystal oscillator

enumerator kCLOCK\_ExtClkSrcClkin

External clock source is clock in

enum \_clock\_ext\_clkin\_sel

List of clock-in source.

*Values:*

enumerator kCLOCK\_SelClkIn0

Clock in 0 is selected as CLKIN

enumerator kCLOCK\_SelClkIn1

Clock in 1 is selected as CLKIN

enum `_clock_mstr_osc_clk_src`

List of master oscillator source.

*Values:*

enumerator `kCLOCK_MstrOscClkSrcFirc`  
8M/2M, fast internal RC oscillator

enumerator `kCLOCK_MstrOscClkSrcExt`  
External clock

enumerator `kCLOCK_MstrOscClkSrcSirc`  
200K, slow internal RC oscillator

enum `_clock_mstr_2x_clk_src`

List of master 2x clock source.

*Values:*

enumerator `kCLOCK_Mstr2xClkSrcMstrOsc`  
Master oscillator clock

enumerator `kCLOCK_Mstr2xClkSrcPlldiv2`  
PLL output divide 2

enum `_clock_output_clk_src`

List of output clock source.

*Values:*

enumerator `kCLOCK_OutputClkSrc_Sys`  
MCU system/core clock

enumerator `kCLOCK_OutputClkSrc_Mstr2x`  
Master 2x clock

enumerator `kCLOCK_OutputClkSrc_BusDiv2`  
Bus clock div 2

enumerator `kCLOCK_OutputClkSrc_MstrOSC`  
Master oscillator clock

enumerator `kCLOCK_OutputClkSrc_Firc`  
Fast IRC clock, 8M/2M

enumerator `kCLOCK_OutputClkSrc_Sirc`  
Slow IRC clock, 200K

enum `_clock_output_clk_div`

List of output clock divider.

*Values:*

enumerator `kCLOCK_OutputDiv1`  
output clock = selectedClock/1U

enumerator `kCLOCK_OutputDiv2`  
output clock = selectedClock/2U

enumerator `kCLOCK_OutputDiv4`  
output clock = selectedClock/4U

enumerator `kCLOCK_OutputDiv8`  
output clock = selectedClock/8U

enumerator kCLOCK\_OutputDiv16  
output clock = selectedClock/16U

enumerator kCLOCK\_OutputDiv32  
output clock = selectedClock/32U

enumerator kCLOCK\_OutputDiv64  
output clock = selectedClock/64U

enumerator kCLOCK\_OutputDiv128  
output clock = selectedClock/128U

enum \_clock\_protection

List of clock register protection mode.

*Values:*

enumerator kCLOCK\_Protection\_Off  
No protection, and could be changed any time

enumerator kCLOCK\_Protection\_On  
Protected, and could be changed any time

enumerator kCLOCK\_Protection\_OffLock  
No protection and get locked until chip reset

enumerator kCLOCK\_Protection\_OnLock  
Protected and get locked until chip reset

enum \_clock\_ip\_clk\_src

List of specific IP's clock source.

*Values:*

enumerator kCLOCK\_IPClkSrc\_BusClk  
Bus clock

enumerator kCLOCK\_IPClkSrc\_Bus2xClock  
Bus 2x clock

enum \_clock\_firc\_sel

Fast IRC selection.

*Values:*

enumerator kCLOCK\_FircSel\_8M  
FIRC normal mode, output 8M

enumerator kCLOCK\_FircSel\_2M  
FIRC standby mode, output 2M

enum \_clock\_mode

MCU working mode selection.

*Values:*

enumerator kCLOCK\_Mode\_Normal  
Normal mode, bus:flash clock rate = 2:1

enumerator kCLOCK\_Mode\_Fast  
Fast mode, bus:flash clock rate = 4:1

enum `_clock_postscale`

Mstr 2x clock postscale divider.

*Values:*

enumerator `kCLOCK_PostscaleDiv1`

Mstr 2X clock =  $\text{clkSrc} / 1$

enumerator `kCLOCK_PostscaleDiv2`

Mstr 2X clock =  $\text{clkSrc} / 2$

enumerator `kCLOCK_PostscaleDiv4`

Mstr 2X clock =  $\text{clkSrc} / 4$

enumerator `kCLOCK_PostscaleDiv8`

Mstr 2X clock =  $\text{clkSrc} / 8$

enumerator `kCLOCK_PostscaleDiv16`

Mstr 2X clock =  $\text{clkSrc} / 16$

enumerator `kCLOCK_PostscaleDiv32`

Mstr 2X clock =  $\text{clkSrc} / 32$

enumerator `kCLOCK_PostscaleDiv64`

Mstr 2X clock =  $\text{clkSrc} / 64$

enumerator `kCLOCK_PostscaleDiv128`

Mstr 2X clock =  $\text{clkSrc} / 128$

enumerator `kCLOCK_PostscaleDiv256`

Mstr 2X clock =  $\text{clkSrc} / 256$

enum `_clock_pll_monitor_type`

PLL monitor type structure.

*Values:*

enumerator `kCLOCK_PllMonitorUnLockCoarse`

PLL coarse unlock, due to loss of reference clock, power unstable...etc.

enumerator `kCLOCK_PllMonitorUnLockFine`

PLL fine unlock, due to loss of reference clock, power unstable...etc.

enumerator `kCLOCK_PllMonitorLostofReferClk`

PLL lost reference clock.

enumerator `kCLOCK_PllMonitorAll`

All PLL monitor type.

enum `_pit_count_clock_source`

Describes PIT clock source.

*Values:*

enumerator `kPIT_CountClockSource0`

PIT count clock sourced from IP bus clock

enumerator `kPIT_CountClockSource1`

PIT count clock sourced from alternate clock 1

enumerator `kPIT_CountClockSource2`

PIT count clock sourced from alternate clock 2

enumerator kPIT\_CountClockSource3  
PIT count clock sourced from alternate clock 3

enumerator kPIT\_CountBusClk  
PIT count clock sourced from bus clock

enumerator kPIT\_CountCrystalOscClk  
PIT count clock sourced from crystal clock

enumerator kPIT\_CountFircClk  
PIT count clock sourced from fast IRC(8M/2M) clock

enumerator kPIT\_CountSircClk  
PIT count clock sourced from slow IRC(200KHz) clock

enum \_ewm\_lpo\_clock\_source  
Describes EWM clock source.

*Values:*

enumerator kEWM\_LpoClockSource0  
EWM clock sourced from lpo\_clk[0]

enumerator kEWM\_LpoClockSource1  
EWM clock sourced from lpo\_clk[1]

enumerator kEWM\_LpoClockSource2  
EWM clock sourced from lpo\_clk[2]

enumerator kEWM\_LpoClockSource3  
EWM clock sourced from lpo\_clk[3]

enumerator kEWM\_Lpo8MHz2MHzIRCClock  
EWM clock sourced from 8MHz/2MHz IRC clock

enumerator kEWM\_LpoCrystalClock  
EWM clock sourced from crystal clock

enumerator kEWM\_LpoBusClock  
EWM clock sourced from IP Bus clock

enumerator kEWM\_Lpo200KHzIRCClock  
EWM clock sourced from 200KHz IRC clock

typedef enum \_clock\_ip\_name clock\_ip\_name\_t  
List of IP clock name.

typedef enum \_clock\_name clock\_name\_t  
List of system-level clock name.

typedef enum \_clock\_crystal\_osc\_mode clock\_crystal\_osc\_mode\_t  
Crystal oscillator mode.

typedef enum \_clock\_ext\_clk\_src clock\_ext\_clk\_src\_t  
List of external clock source.

typedef enum \_clock\_ext\_clkin\_sel clock\_ext\_clkin\_sel\_t  
List of clock-in source.

typedef enum \_clock\_mstr\_osc\_clk\_src clock\_mstr\_osc\_clk\_src\_t  
List of master oscillator source.

```
typedef enum _clock_mstr_2x_clk_src clock_mstr_2x_clk_src_t
```

List of master 2x clock source.

```
typedef enum _clock_output_clk_src clock_output_clk_src_t
```

List of output clock source.

```
typedef enum _clock_output_clk_div clock_output_clk_div_t
```

List of output clock divider.

```
typedef enum _clock_protection clock_protection_t
```

List of clock register protection mode.

```
typedef enum _clock_ip_clk_src clock_ip_clk_src_t
```

List of specific IP's clock source.

```
typedef enum _clock_firc_sel clock_firc_sel_t
```

Fast IRC selection.

```
typedef enum _clock_mode clock_mode_t
```

MCU working mode selection.

```
typedef enum _clock_postscale clock_postscale_t
```

Mstr 2x clock postscale divider.

```
typedef struct _clock_protection_config clock_protection_config_t
```

Clock register protection configuration.

```
typedef struct _clock_output_config clock_output_config_t
```

Clock output configuration.

```
typedef struct _clock_config clock_config_t
```

mcu clock configuration structure.

This is the key configuration structure of clock driver, which define the system clock behavior. The function `CLOCK_SetClkConfig` deploy this configuration structure onto SOC.

```
typedef enum _clock_pll_monitor_type clock_pll_monitor_type_t
```

PLL monitor type structure.

```
typedef enum _pit_count_clock_source pit_count_clock_source_t
```

Describes PIT clock source.

```
typedef enum _ewm_lpo_clock_source ewm_lpo_clock_source_t
```

Describes EWM clock source.

```
static inline void CLOCK_EnableClock(clock_ip_name_t eIpClkName)
```

Enable IPs clock.

#### Parameters

- eIpClkName – IP clock name.

```
static inline void CLOCK_DisableClock(clock_ip_name_t eIpClkName)
```

Disable IPs clock.

#### Parameters

- eIpClkName – IP clock name.

```
static inline void CLOCK_EnableClockInStopMode(clock_ip_name_t eIpClkName)
```

Enable IPs clock in STOP mode.

#### Parameters

- eIpClkName – IP clock name.

```
static inline void CLOCK_DisableClockInStopMode(clock_ip_name_t eIpClkName)
```

Disable IPs clock in STOP mode.

#### Parameters

- eIpClkName – IP clock name.

```
static inline void CLOCK_ConfigQsciClockSrc(clock_ip_name_t eQsciClkName, clock_ip_clk_src_t  
eClkSrc)
```

Configure QSCI clock source.

QSCI clock could be bus or bus\_2x clock. Default is bus clock.

#### Parameters

- eQsciClkName – IP(only QSCI is valid) clock name.
- eClkSrc – Clock source.

```
static inline void CLOCK_ConfigI2cClockSrc(clock_ip_clk_src_t eClkSrc)
```

Configure LPI2C clock source.

LPI2C clock could be bus or bus\_2x clock. Default is bus clock.

#### Parameters

- eClkSrc – Clock source.

```
static inline void CLOCK_SetSlowIrcTrim(uint16_t u16Trim)
```

Set trim value to 200K slow internal RC oscillator.

The factory trim value is loaded during reset. User may call this function to fine tune the 200K IRC oscillator.

#### Parameters

- u16Trim – Slow internal RC oscillator trim value.

```
static inline void CLOCK_SetFastIrc8MTrim(uint16_t u16Trim)
```

Set trim value to fast internal RC 8M oscillator.

The factory trim value is loaded during reset. User may call this function to fine tune the FIRC 8M oscillator.

#### Parameters

- u16Trim – Fast internal 8M RC oscillator trim value. Check OSCTL3 register for u16Trim format.

```
static inline void CLOCK_SetFastIrc2MTrim(uint16_t u16Trim)
```

Set trim value to fast internal RC 2M oscillator.

The factory trim value is loaded during reset. User may call this function to fine tune the FIRC 2M oscillator.

#### Parameters

- u16Trim – Fast internal 2M RC oscillator trim value. Check OSCTL4 register for u16Trim format.

```
static inline bool CLOCK_GetCrystalOscFailureStatus(void)
```

Get crystal oscillator failure status.

---

**Note:** This function should be called only when crystal osc is on and its monitor(MON\_ENABLE in OSCTL2 register) is enabled.

---

**Returns**

Crystal oscillator status. true: Crystal oscillator frequency is below 680KHz(typical). false: No clock failure or crystal oscillator is off.

```
static inline void CLOCK_SetPLLLossOfRefererntTripPoint(uint8_t u8Trip)
```

Set PLL loss of reference trip point.

The trip point default value is 2.

**Parameters**

- u8Trip – Trip point for loss of reference.

```
static inline void CLOCK_ClearPLLMonitorFlag(clock_pll_monitor_type_t eType)
```

Clear PLL monitor flag.

**Parameters**

- eType – PLL monitor type.

```
static inline void CLOCK_EnableFircOutput(bool bEnable)
```

Enable/Disable FIRC output.

Note: It is not allowed to disable FIRC output when FIRC is selected as master osc clock source. Note: Disable FIRC output doesn't turn off FIRC, FIRC still works but its output is cut off. Note: For the case FIRC is powered on and output disabled, enable FIRC output doesn't require startup time.

**Parameters**

- bEnable – Enable or disable output.

```
uint32_t CLOCK_GetFreq(clock_name_t eClkName)
```

Get system-level clock frequency.

**Parameters**

- eClkName – System-level clock name.

**Returns**

The required clock's frequency in Hz.

```
uint32_t CLOCK_GetIpClkSrcFreq(clock_ip_name_t eIpClkName)
```

Get IP clock frequency.

**Parameters**

- eIpClkName – IP clock name.

**Returns**

The required IP clock's frequency in Hz.

```
void CLOCK_SetClkin0Freq(uint32_t u32Freq)
```

Set Clock IN 0 frequency.

It is a must to call this function in advance if system is operated by clkin0.

**Parameters**

- u32Freq – Clock IN 0 frequency in Hz.

```
void CLOCK_SetClkin1Freq(uint32_t u32Freq)
```

Set Clock IN 1 frequency.

It is a must to call this function in advance if system is operated by clkin1.

**Parameters**

- u32Freq – Clock IN 1 frequency in Hz.

void CLOCK\_SetXtalFreq(uint32\_t u32Freq)

Set crystal oscillator frequency.

It is a must to call this function in advance if system is operated by crystal oscillator.

**Parameters**

- u32Freq – Crystal oscillator frequency in Hz.

void CLOCK\_SetProtectionConfig(*clock\_protection\_config\_t* \*psConfig)

Config clock register access protection mode.

**Parameters**

- psConfig – Pointer for protection configuration.

void CLOCK\_SetOutputClockConfig(*clock\_output\_config\_t* \*psConfig)

Config output clock.

**Parameters**

- psConfig – Pointer for clock output configuration.

void CLOCK\_SetClkConfig(*clock\_config\_t* \*psConfig)

Config mcu operation clock.

**Parameters**

- psConfig – Pointer for clock configuration.

uint32\_t CLOCK\_EvaluateExtClkFreq(void)

Evaluate external clock frequency and return its frequency in Hz.

This function should be called only when internal FIRC is on and 8M is selected. The evaluated result accuracy depends on:

- FIRC accuracy, now it is +/-3% for full temperature range.
- Truncation error, because the external clock and FIRC is not synchronised.
- External clock frequency, low accuracy for lower external clock frequency.
- MCU mstr 2x clock.

For example, for namely 8M external clock, evaluated result may be range in 8M+/-7%.

**Returns**

Evaluated external frequency in Hz.

void CLOCK\_EnablePLLMonitorInterrupt(*clock\_pll\_monitor\_type\_t* eType, bool bEnable)

Enable/Disable PLL monitor interrupt.

This function should be called only when PLL is on and its reference clock is external clock. This function is for safety purpose when external clock is lost due to HW failure. The normal flow to call this function:

- Call CLOCK\_SetClkConfig to enable PLL and external clock to feed the PLL.
- Call CLOCK\_ClearPLLMonitorFlag.
- Call CLOCK\_SetPllLossofRefererntTripPoint (optional, setting value is for kCLOCK\_PllMonitorLostofReferClk type).
- Call this function.
- Enable OCCS interrupt with highest priority 3.
- When OCCS interrupt occurs, recover clock from the disaster in OCCS\_DriveISRHandler function. Such kind of clock recovery is application dependent, and a demo OCCS\_DriveISRHandler has been shown in fsl\_clock.c

### Parameters

- eType – PLL monitor type.
- bEnable – Enable or disable.

FSL\_CLOCK\_DRIVER\_VERSION

CLOCK driver version 2.0.0.

SDK\_DEVICE\_MAXIMUM\_CPU\_CLOCK\_FREQUENCY

Definition for delay API in clock driver, users can redefine it.

GPIO\_CLOCKS

Clock ip name array for GPIO.

TMR\_CLOCKS

Clock ip name array for quad timer.

LPI2C\_CLOCKS

Clock ip name array for LPI2C.

QSPI\_CLOCKS

Clock ip name array for queued SPI.

QSCI\_CLOCKS

Clock ip name array for queued SCI.

PIT\_CLOCKS

Clock ip name array for PIT.

QDC\_CLOCKS

Clock ip name array for QDC.

CRC\_CLOCKS

Clock ip name array for CRC.

CADC\_CLOCKS

Clock ip name array for cyclic ADC.

CMP\_CLOCKS

Clock ip name array for CMP.

PWM\_CLOCKS

Clock ip name array for PWM.

OPAMP\_CLOCKS

Clock ip name array for OPAMP.

EDMA\_CLOCKS

Clock ip name array for EDMA.

EWM\_CLOCKS

Clock ip name array for EWM.

XBARA\_CLOCKS

Clock ip name array for XBARA.

CLK\_GATE\_GET\_REG\_INDEX(x)

CLK\_GATE\_GET\_BIT\_INDEX(x)

*clock\_protection\_t* eFrqEP

FRQEP bit field in OCCS PROT register, protect COD & ZSRC.

*clock\_protection\_t* eOscEP

OSCEP bit field in OCCS PROT register, protect OSCTL1, OSCTL2, OSCTL3, OSCTL4, PRECS.

*clock\_protection\_t* ePllEP

PLLEP bit field in OCCS PROT register, protect PLLDP, LOCIE, LORTP, PLLDB bitfield.

bool bClkOut0En

Clock output 0 enable, CLKDIS0 bit field in SIM CLKOUT register

bool bClkOut1En

Clock output 1 enable, CLKDIS1 bit field in SIM CLKOUT register

*clock\_output\_clk\_src\_t* eClkOut0Src

Clock output 0 clock source, CLKOSSEL0 bit field in SIM CLKOUT register

*clock\_output\_clk\_src\_t* eClkOut1Src

Clock output 1 clock source, CLKOSSEL1 bit field in SIM CLKOUT register

*clock\_output\_clk\_div\_t* eClkDiv

Clock output divider, CLKODIV bit field in SIM CLKOUT register ,it apply to clkout0 & clkout1

bool bCrystalOscEnable

Crystal oscillator enable, COPD bit field in OCCS OSCTL2 register

bool bFircEnable

Fast internal RC oscillator enable, ROPD bit field in OCCS OSCTL1 register

bool bSircEnable

Slow internal RC oscillator enable, ROPD200K bit field in OCCS OSCTL2 register

bool bPllEnable

PLL enable, PLLPD bit field in OCCS CTRL register

bool bCrystalOscMonitorEnable

Crystal oscillator monitor enable, MON\_ENABLE bit field in OCCS OSCTL2 register

*clock\_firc\_sel\_t* eFircSel

Fast IRC mode selection, 8M or 2M, ROSB bit field in OCCS OSCTL1 register

*clock\_crystal\_osc\_mode\_t* eCrystalOscMode

Crystal oscillator mode, COHL bit field in OCCS OSCTL1 register

*clock\_ext\_clk\_src\_t* eExtClkSrc

External clock source, EXT\_SEL bit field in OCCS OSCTL1 register

*clock\_ext\_clkin\_sel\_t* eClkInSel

Clock IN selection(0 or 1), CLKINSEL bit field in SIM MISC0 register

*clock\_mstr\_osc\_clk\_src\_t* eMstrOscClkSrc

Master oscillator selection, PRECS bit field in OCCS CTRL register. When selected kCLOCK\_MstrOscClkSrcExt, make sure corresponding pins(crystal osc or clkin pin) has been configured.

*clock\_mstr\_2x\_clk\_src\_t* eMstr2xClkSrc

Master 2x clock selection, ZSRC bit field in OCCS CTRL register

*clock\_postscale\_t* eMstr2xClkPostScale

Master 2x clock post scale, COD bit field in OCCS DIVBY register

uint32\_t u32PllClkFreq

Required PLL output frequency before divide 2

FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL

Configure whether driver controls clock.

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

---

**Note:** All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

---

struct \_clock\_protection\_config

#include <fsl\_clock.h> Clock register protection configuration.

struct \_clock\_output\_config

#include <fsl\_clock.h> Clock output configuration.

struct \_clock\_config

#include <fsl\_clock.h> mcu clock configuration structure.

This is the key configuration structure of clock driver, which define the system clock behavior. The function CLOCK\_SetClkConfig deploy this configuration structure onto SOC.

## 2.5 Driver Change Log

## 2.6 CMP: Comparator Driver

void CMP\_GetDefaultConfig(*cmp\_config\_t* \*psConfig)

Initializes the CMP user configuration structure.

This function initializes the user configuration structure to the default values. It is corresponding to the continuous mode configurations.

### Parameters

- psConfig – pointer of *cmp\_config\_t*.

void CMP\_Init(CMP\_Type \*base, const *cmp\_config\_t* \*psConfig)

Initializes the CMP.

This function initializes the CMP module. The operations included are as follows.

- Enable the clock for CMP module.
- Configure the comparator according to the CMP configuration structure.

### Parameters

- base – CMP peripheral base address.
- psConfig – Pointer to the configuration structure.

void CMP\_Deinit(CMP\_Type \*base)

De-initializes the CMP module.

This function de-initializes the CMP module. The operations included are as follows.

- Disabling the CMP module.
- Disabling the clock for CMP module.

### Parameters

- `base` – CMP peripheral base address.

```
static inline void CMP_Enable(CMP_Type *base, bool bEnable)
```

Enables/disables the CMP module.

#### Parameters

- `base` – CMP peripheral base address.
- `bEnable` – Enables or disables the module.

```
static inline void CMP_SetInputChannel(CMP_Type *base, cmp_input_mux_t ePlusChannel,  
                                     cmp_input_mux_t eMinusChannel)
```

Sets the input channels for the comparator.

This function sets the input channels for the comparator. Note that two input channels cannot be set the same way in the application. When the user selects the same input from the analog mux to the positive and negative port, the comparator is disabled automatically.

#### Parameters

- `base` – CMP peripheral base address.
- `ePlusChannel` – Plus side input channel number.
- `eMinusChannel` – Minus side input channel number.

```
static inline void CMP_SelectOutputSource(CMP_Type *base, cmp_output_source_t  
                                         eOutputSource)
```

Select comparator output source.

#### Parameters

- `base` – CMP peripheral base address.
- `eOutputSource` – The output signal to be set, please reference `cmp_output_source_t` for details.

```
static inline void CMP_EnableOutputPin(CMP_Type *base, bool bEnable)
```

Enable/Disable Comparator output pin.

#### Parameters

- `base` – CMP peripheral base address.
- `bEnable` – Enable/Disable comparator output pin. `true` &#8212; CMPO is available on the associate CMPO output pin. `false` &#8212; CMPO is not available on the associate CMPO output pin.

```
static inline uint8_t CMP_GetComparatorOutput(CMP_Type *base)
```

Get Comparator output.

#### Parameters

- `base` – CMP peripheral base address.

#### Return values

`current` – analog comparator output 0 or 1

```
static inline void CMP_SetHysteresisLevel(CMP_Type *base, cmp_hysteresis_level_t  
                                         eHysteresisLevel)
```

Sets hysteresis level.

#### Parameters

- `base` – CMP peripheral base address.
- `eHysteresisLevel` – The programmable hysteresis level to be set, please refer to `cmp_hysteresis_level_t` for details.

```
static inline void CMP_SetComparasionSpeedMode(CMP_Type *base,
                                              cmp_comparasion_speed_mode_t
                                              eComparatorSpeedMode)
```

Sets comparison speed mode.

#### Parameters

- base – CMP peripheral base address.
- eComparatorSpeedMode – The comparison speed mode, please reference `cmp_comparasion_speed_mode_t` for details.

```
static inline void CMP_EnableInvertOutput(CMP_Type *base, bool bEnable)
    Enable/Disable comparator invert feature.
```

#### Parameters

- base – CMP peripheral base address.
- bEnable – Enable/Disable comparator invert feature. `true` &#8212; Inverts the comparator output. `false` &#8212; Does not invert the comparator output.

```
static inline void CMP_EnableWindow(CMP_Type *base, bool bEnable)
    Enable the window function.
```

#### Parameters

- base – CMP peripheral base address.
- bEnable – `true` is enable, `false` is disable.

```
static inline void CMP_SetWindowOutputMode(CMP_Type *base, cmp_window_output_mode_t
                                          eWindowOutputMode)
```

Set the window output mode.

#### Parameters

- base – CMP peripheral base address.
- eWindowOutputMode – `cmp_window_output_mode_t`.

```
static inline void CMP_EnableExternalSampleMode(CMP_Type *base, bool bEnable)
    Enable/Disable external Sample mode.
```

#### Parameters

- base – CMP peripheral base address.
- bEnable – `true` is using external sample mode, `false` is using interface sample mode.

```
static inline void CMP_SetExternalSampleCount(CMP_Type *base, cmp_external_sample_count_t
                                             eSampleCount)
```

Sets external sample count.

#### Parameters

- base – CMP peripheral base address.
- eSampleCount – The number of consecutive samples that must agree prior to the comparator output filter accepting a new output state, `cmp_external_sample_count_t`.

```
static inline void CMP_SetInternalFilterCount(CMP_Type *base, cmp_filter_count_t eFilterCount)
    Sets internal filter count.
```

#### Parameters

- `base` – CMP peripheral base address.
- `eFilterCount` – The number of consecutive samples that must agree prior to the comparator output filter accepting a new output state, `cmp_filter_count_t`.

```
static inline void CMP_SetInternalFilterPeriod(CMP_Type *base, uint8_t u8FilterPeriod)
```

Sets the internal filter period. It is used as the divider to bus clock.

#### Parameters

- `base` – CMP peripheral base address.
- `u8FilterPeriod` – Filter Period. The divider to the bus clock. Available range is 0-255.

```
void CMP_SetDACConfig(CMP_Type *base, const cmp_dac_config_t *psConfig)
```

Configures the internal DAC.

#### Parameters

- `base` – CMP peripheral base address.
- `psConfig` – Pointer to the configuration structure.

```
static inline void CMP_SetDACOutputVoltage(CMP_Type *base, uint8_t  
u8OutputVoltageDivider)
```

Sets DAC output voltage.

#### Parameters

- `base` – CMP peripheral base address.
- `u8OutputVoltageDivider` – The digital value which is related to the desired DAC output voltage,

```
static inline void CMP_EnableInternalDAC(CMP_Type *base, bool bEnable)
```

Enable/Disable internal DAC.

#### Parameters

- `base` – CMP peripheral base address.
- `bEnable` – Enable/Disable internal DAC. `true` Enable internal DAC. `false` Disable internal DAC.

```
static inline void CMP_SetDACReferenceVoltageSource(CMP_Type *base, cmp_dac_vref_source_t  
eDACVrefSource)
```

Sets internal DAC's reference voltage source.

#### Parameters

- `base` – CMP peripheral base address.
- `eDACVrefSource` – reference voltage source, please `cmp_dac_vref_source_t`

```
static inline void CMP_EnableInterrupt(CMP_Type *base, cmp_interrupt_request_t  
eInterruptRequest)
```

Interrupt request to enable.

#### Parameters

- `base` – CMP peripheral base address.
- `eInterruptRequest` – Mask value for interrupts. See `cmp_interrupt_request_t`.

```
static inline cmp_output_flag_t CMP_GetStatusFlags(CMP_Type *base)
```

Gets the status flags.

#### Parameters

- base – CMP peripheral base address.

#### Return values

Mask – value for the asserted flags. *cmp\_output\_flag\_t*.

```
static inline void CMP_ClearStatusFlags(CMP_Type *base, cmp_output_flag_t eOutputFlag)
```

Clears the status flags.

#### Parameters

- base – CMP peripheral base address.
- eOutputFlag – Mask value for the output flags, *cmp\_output\_flag\_t*

```
static inline void CMP_EnableDMA(CMP_Type *base, cmp_dma_request_t eDMARequestType)
```

Enables CMP DMA request.

#### Parameters

- base – CMP peripheral base address.
- eDMARequestType – eDMA request type, *cmp\_dma\_request\_t*

```
static inline uint32_t CMP_GetComparatorResultRegisterAddress(CMP_Type *base)
```

Get CMP result register address for DMA access.

#### Parameters

- base – CMP peripheral base address.

#### Returns

The CMP result register address.

```
FSL_CMP_DRIVER_VERSION
```

CMP driver version.

```
enum _cmp_interrupt_request
```

CMP Interrupt request type definition.

*Values:*

```
enumerator kCMP_InterruptRequestDisabled
interrupt disabled
```

```
enumerator kCMP_InterruptRequestEnableOutputRisingEdge
Comparator interrupt request enable rising edge.
```

```
enumerator kCMP_InterruptRequestEnableOutputFallingEdge
Comparator interrupt request enable falling edge.
```

```
enumerator kCMP_InterruptRequestEnableAll
comparator interrupt request enable on rising edge or falling edge
```

```
enum _cmp_dma_request
```

CMP DMA request type definition.

*Values:*

```
enumerator kCMP_DMARequestDisabled
DMA disabled
```

```
enumerator kCMP_DMARequestEnableOutputRisingEdge
Comparator dma request enable on rising edge.
```

enumerator kCMP\_DMARequestEnableOutputFallingEdge  
Comparator dma request enable on falling edge.

enumerator kCMP\_DMARequestEnableAll  
comparator dma request enable on rising edge or falling edge

enum \_cmp\_output\_flag  
CMP output flags' mask.

*Values:*

enumerator kCMP\_OutputFlagRisingEdge  
Rising-edge on the comparison output has occurred.

enumerator kCMP\_OutputFlagFallingEdge  
Falling-edge on the comparison output has occurred.

enumerator kCMP\_OutputFlagBothEdge  
Rising-edge and Falling-edge on the comparison output has occurred.

enum \_cmp\_hysteresis\_level  
CMP Hysteresis level.

*Values:*

enumerator kCMP\_HysteresisLevel0  
Hysteresis level 0.

enumerator kCMP\_HysteresisLevel1  
Hysteresis level 1.

enumerator kCMP\_HysteresisLevel2  
Hysteresis level 2.

enumerator kCMP\_HysteresisLevel3  
Hysteresis level 3.

enum \_cmp\_comparasion\_speed\_mode  
CMP compassion speed mode enumerator.

*Values:*

enumerator kCMP\_ComparsionModeLowSpeed  
Low-Speed Comparison mode has lower current consumption

enumerator kCMP\_ComparsionModeHighSpeed  
High-Speed Comparison mode has higher current consumption.

enum \_cmp\_dac\_vref\_source  
CMP DAC Voltage Reference source.

*Values:*

enumerator kCMP\_DACVrefSourceVin1  
Vin1 is selected as a resistor ladder network supply reference Vin.

enumerator kCMP\_DACVrefSourceVin2  
Vin2 is selected as a resistor ladder network supply reference Vin.

enum \_cmp\_window\_output\_mode  
CMP output value of window.

*Values:*

enumerator kCMP\_WindowOutputLastLatchedValue

When WINDOW signal changes from 1 to 0, COUTA output holds the last latched value before WINDOW signal falls to 0

enumerator kCMP\_WindowOutputZeroValue

When WINDOW signal changes from 1 to 0, COUTA output is forced to 0

enum \_cmp\_filter\_count

CMP filter count.

*Values:*

enumerator kCMP\_FilterCountDisable

filter is disabled

enumerator kCMP\_FilterCount1

1 sample must agrees, the comparator output is simply sampled

enumerator kCMP\_FilterCount2

2 consecutive samples must agrees

enumerator kCMP\_FilterCount3

3 consecutive samples must agrees

enumerator kCMP\_FilterCount4

4 consecutive samples must agrees

enumerator kCMP\_FilterCount5

5 consecutive samples must agrees

enumerator kCMP\_FilterCount6

6 consecutive samples must agrees

enumerator kCMP\_FilterCount7

7 consecutive samples must agrees

enum \_cmp\_external\_sample\_count

CMP external sample count.

*Values:*

enumerator kCMP\_ExternalSampleCount1

1 sample must agrees, the comparator output is simply sampled

enumerator kCMP\_ExternalSampleCount2

2 consecutive samples must agrees

enumerator kCMP\_ExternalSampleCount3

3 consecutive samples must agrees

enumerator kCMP\_ExternalSampleCount4

4 consecutive samples must agrees

enumerator kCMP\_ExternalSampleCount5

5 consecutive samples must agrees

enumerator kCMP\_ExternalSampleCount6

6 consecutive samples must agrees

enumerator kCMP\_ExternalSampleCount7

7 consecutive samples must agrees

enum `_cmp_output_source`

CMP output source enumerator.

*Values:*

enumerator `kCMP_OutputSourceFromFilterCOUT`

Set the filtered comparator output to equal COUT.

enumerator `kCMP_OutputSourceFromUnfilteredCOUTA`

Set the unfiltered comparator output to equal COUTA.

enum `_cmp_work_mode`

CMP work mode definition.

*Values:*

enumerator `kCMP_WorkModeWindowBypassAndNoExternalSample`  
window block bypassed, external sampling mode disabled

enumerator `kCMP_WorkModeWindowBypassAndExternalSample`  
window block bypassed, external SAMPLE mode enable

enumerator `kCMP_WorkModeWindowEnabledAndNoExternalSample`  
window block enabled, external sampling mode disabled

typedef enum `_cmp_interrupt_request` `cmp_interrupt_request_t`

CMP Interrupt request type definition.

typedef enum `_cmp_dma_request` `cmp_dma_request_t`

CMP DMA request type definition.

typedef enum `_cmp_output_flag` `cmp_output_flag_t`

CMP output flags' mask.

typedef enum `_cmp_hysteresis_level` `cmp_hysteresis_level_t`

CMP Hysteresis level.

typedef enum `_cmp_comparasion_speed_mode` `cmp_comparasion_speed_mode_t`

CMP compassion speed mode enumerator.

typedef enum `_cmp_dac_vref_source` `cmp_dac_vref_source_t`

CMP DAC Voltage Reference source.

typedef enum `_cmp_window_output_mode` `cmp_window_output_mode_t`

CMP output value of window.

typedef enum `_cmp_filter_count` `cmp_filter_count_t`

CMP filter count.

typedef enum `_cmp_external_sample_count` `cmp_external_sample_count_t`

CMP external sample count.

typedef enum `_cmp_output_source` `cmp_output_source_t`

CMP output source enumerator.

typedef enum `_cmp_work_mode` `cmp_work_mode_t`

CMP work mode definition.

typedef struct `_cmp_dac_config` `cmp_dac_config_t`

CMP internal DAC configuration structure.

```
typedef union _cmp_dma_interrupt_config cmp_dma_interrupt_config_t
    CMP dma/interrupt configure union.
```

---

**Note:** , the interrupt request and dma request cannot be used at the same time, that is to say When DMA support is enabled by setting SCR[DMAEN] and the interrupt is enabled by setting SCR[IER], SCR[IEF], or both, the corresponding change on COUT forces a DMA transfer request rather than a CPU interrupt instead

---

```
typedef struct _cmp_config cmp_config_t
    CMP configuration structure.
```

```
struct _cmp_dac_config
    #include <fsl_cmp.h> CMP internal DAC configuration structure.
```

### Public Members

```
cmp_dac_vref_source_t eDACVrefSource
    DAC reference voltage source.
```

```
uint8_t u8DACOutputVoltageDivider
    divider Value for the DAC Output Voltage, DAC output voltage = (VREF / 256) *
    (u8DACOutputVoltageDivider + 1).
```

```
bool bEnableInternalDAC
    flag to control if the internal DAC need to be enabled
```

```
union _cmp_dma_interrupt_config
    #include <fsl_cmp.h> CMP dma/interrupt configure union.
```

---

**Note:** , the interrupt request and dma request cannot be used at the same time, that is to say When DMA support is enabled by setting SCR[DMAEN] and the interrupt is enabled by setting SCR[IER], SCR[IEF], or both, the corresponding change on COUT forces a DMA transfer request rather than a CPU interrupt instead

---

### Public Members

```
cmp_dma_request_t eDMARequest
    dma request type
```

```
cmp_interrupt_request_t eInterruptRequest
    interrupt request type
```

```
struct _cmp_config
    #include <fsl_cmp.h> CMP configuration structure.
```

### Public Members

```
cmp_hysteresis_level_t eHysteresisLevel
    CMP hysteresis levelL
```

```
cmp_comparasion_speed_mode_t eComparasionSpeedMode
    CMP comparison speed mode
```

*cmp\_work\_mode\_t* eWorkMode

CMP work mode

*cmp\_input\_mux\_t* ePlusInput

CMP plus input mux, the definition of this enum is in soc header file

*cmp\_input\_mux\_t* eMinusInput

CMP minus input mux, the definition of this enum is in soc header file

*cmp\_dac\_config\_t* sDacConfig

CMP internal DAC configuration structure *cmp\_dac\_config\_t*

bool bInvertComparatorOutputPolarity

Inverted comparator output polarity.

*cmp\_window\_output\_mode\_t* eWindowOutputMode

only works when cmp work mode is kCMP\_WorkModeWindowEnabledAndNoExternalSample

*cmp\_filter\_count\_t* eFilterCount

Filter Count. Available range is 0-7, 0 is disable internal filter can be used in internal sampling mode only.

uint8\_t u8FilterPeriod

Filter Period. The divider to the bus clock. Available range is 0-255, can be used in internal sampling mode. When the filter clock from internal divided bus clock, setting the sample period to 0 will disable the filter

*cmp\_external\_sample\_count\_t* eExternalSampleCount

Available range is 1 - 7, used in external sampling mode only

*cmp\_output\_source\_t* eOutputSource

cmp output source

bool bEnableOutputPin

the comparator output(CMPO) is driven out on the associated CMPO output pin

*cmp\_dma\_interrupt\_config\_t* uDmaInterruptConfig

CMP interrupt/dma configuration

bool bCMPEnable

flag to control if CMP module start immediately when the configuration is done

## 2.7 The Driver Change Log

## 2.8 CMP Peripheral and Driver Overview

## 2.9 COP: Computer Operating Properly(Watchdog) Driver

void COP\_Init(COP\_Type \*base, const *cop\_config\_t* \*psConfig)

Initializes the COP module with input configuration.

Call this function to do initialization configuration for COP module. The configurations are:

- COP configuration write protect enablement
- Clock source selection for COP module
- Prescaler configuration to the input clock source

- Counter timeout value
- Window value
- WAIT/STOP work mode enablement
- Interrupt enable/disable and interrupt timing value
- Loss of reference counter enablement
- COP enable/disable

note: Once set `bEnableWriteProtect=true`, the `CTRL`, `INTVAL`, `WINDOW` and `TOUT` registers are read-only.

#### Parameters

- `base` – COP peripheral base address.
- `psConfig` – The pointer to COP configuration structure, `cop_config_t`.

```
void COP_GetDefaultConfig(cop_config_t *psConfig)
```

Prepares an available pre-defined setting for module's configuration.

This function initializes the COP configuration structure to default values.

```
psConfig->bEnableWriteProtect = false;
psConfig->bEnableWait = false;
psConfig->bEnableStop = false;
psConfig->bEnableLossOfReference = false;
psConfig->bEnableInterrupt = false;
psConfig->bEnableCOP = false;
psConfig->ePrescaler = kCOP_ClockPrescalerDivide1;
psConfig->u16TimeoutCount = 0xFFFFU;
psConfig->u16WindowCount = 0xFFFFU;
psConfig->u16InterruptCount = 0xFFU;
psConfig->eClockSource = kCOP_RoscClockSource;
```

#### Parameters

- `psConfig` – Pointer to the COP configuration structure, `cop_config_t`.

```
static inline void COP_Enable(COP_Type *base, bool bEnable)
```

Enable/Disable the COP module.

This function disables the COP Watchdog. To disable the COP Watchdog, call `COP_Enable(base, false)`.

#### Parameters

- `base` – COP peripheral base address.
- `bEnable` – Enable the feature or not.

```
static inline void COP_EnableLossOfReferenceCounter(COP_Type *base, bool bEnable)
```

Enables or disables the COP Loss of Reference counter.

This function writes a value into the `COP_CTRL` register to enable or disable the COP Loss of Reference counter.

#### Parameters

- `base` – COP peripheral base address.
- `bEnable` – Enable the feature or not.

```
static inline void COP_SetTimeoutCount(COP_Type *base, uint16_t u16TimeoutCount)
```

Sets the COP timeout value.

This function sets the COP timeout value, if `psConfig->bEnableWriteProtect` is set to true for calling `WDOG_Init`, the set does not take effect. It should be ensured that the time-out value for the COP is always greater than interrupt time + 40 bus clock cycles. This function writes a value into `COP_TOUT` register, when COP count down to zero from the timeout count value, `COP_RST_B` signal will be asserted. There are some considerations for setting the timeout count after COP is enabled:

- The recommended procedure for changing `TIMEOUT` is to disable the COP by invoking `COP_Enable()`, then call the function `COP_SetTimeoutCount`, and then re-enable the by invoking `COP_Enable()` again.
- Alternatively, call the function `COP_SetTimeoutCount`, then feed the COP by invoking `COP_Refresh()` to reload the timeout.

#### Parameters

- `base` – COP peripheral base address
- `u16TimeoutCount` – COP timeout value, count of COP clock tick. Use macro definition `MSEC_TO_COUNT` to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

```
static inline void COP_SetInterruptCount(COP_Type *base, uint16_t u16InterruptCount)
```

Sets the COP interrupt value.

This function sets the COP interrupt value, if `psConfig->bEnableWriteProtect` is set to true for calling `WDOG_Init`, the set does not take effect. This function writes a value into `COP_INTVAL` register, if COP interrupt is enabled and COP count down to the interrupt value configured, an interrupt will be triggered. Ensure the COP counter is disabled while the function is called.

#### Parameters

- `base` – COP peripheral base address
- `u16InterruptCount` – COP interrupt value, count of COP clock tick. Use macro definition `MSEC_TO_COUNT` to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

```
static inline void COP_SetWindowCount(COP_Type *base, uint16_t u16WindowCount)
```

Sets the COP window value.

This function sets the COP window value, if `psConfig->bEnableWriteProtect` is set to true for calling `WDOG_Init`, the set does not take effect. This function writes a value into `COP_WINDOW` register. Ensure the COP counter is disabled while the function is called.

#### Parameters

- `base` – COP peripheral base address
- `u16WindowCount` – COP window value, count of COP clock tick. Use macro definition `MSEC_TO_COUNT` to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

```
void COP_Refresh(COP_Type *base)
```

Refreshes the COP timer.

This function feeds/services the COP.

#### Parameters

- `base` – COP peripheral base address.

```
static inline void COP_EnableInterrupt(COP_Type *base)
```

Enables the COP interrupt, if psConfig->bEnableWriteProtect is set to true for calling WDOG\_Init, the operation does not take effect.

This function writes a value into the COP\_CTRL register to enable the COP interrupt.

#### Parameters

- base – COP peripheral base address

```
static inline void COP_DisableInterrupt(COP_Type *base)
```

Disables the COP interrupt, if psConfig->bEnableWriteProtect is set to true for calling WDOG\_Init, the operation does not take effect.

This function writes a value into the COP\_CTRL register to disable the COP interrupt.

#### Parameters

- base – COP peripheral base address

```
FSL_COP_DRIVER_VERSION
```

COP driver version.

```
COP_FIRST_WORD_OF_REFRESH
```

COP refresh key word.

First word of refresh sequence

```
COP_SECOND_WORD_OF_REFRESH
```

Second word of refresh sequence

```
enum _cop_clock_source
```

enumeration for COP clock source selection.

*Values:*

```
enumerator kCOP_RoscClockSource
```

COP clock sourced from Relaxation oscillator (ROSC)

```
enumerator kCOP_CoscClockSource
```

COP clock sourced from Crystal oscillator (COSCs)

```
enumerator kCOP_BusClockSource
```

COP clock sourced from IP Bus clock

```
enumerator kCOP_LpoClockSource
```

COP clock sourced from Low speed oscillator

```
enum _cop_clock_prescaler
```

enumeration for COP clock prescaler to input source clock.

*Values:*

```
enumerator kCOP_ClockPrescalerDivide1
```

Divided by 1

```
enumerator kCOP_ClockPrescalerDivide16
```

Divided by 16

```
enumerator kCOP_ClockPrescalerDivide256
```

Divided by 256

```
enumerator kCOP_ClockPrescalerDivide1024
```

Divided by 1024

typedef enum *\_cop\_clock\_source* cop\_clock\_source\_t  
enumeration for COP clock source selection.

typedef enum *\_cop\_clock\_prescaler* cop\_clock\_prescaler\_t  
enumeration for COP clock prescaler to input source clock.

typedef struct *\_cop\_config* cop\_config\_t  
structure for COP module initialization configuration.

struct *\_cop\_config*  
*#include <fsl\_cop.h>* structure for COP module initialization configuration.

### Public Members

bool bEnableWriteProtect  
Set COP Write protected

bool bEnableStop  
Enable or disable COP in STOP mode

bool bEnableWait  
Enable or disable COP in WAIT mode

bool bEnableLossOfReference  
Enable or disable COP loss of reference counter

bool bEnableInterrupt  
Enables or disables COP interrupt

bool bEnableCOP  
Enables or disables COP module

*cop\_clock\_source\_t* eClockSource  
Set COP clock source

*cop\_clock\_prescaler\_t* ePrescaler  
Set COP clock prescaler

uint16\_t u16TimeoutCount  
Timeout count in clock cycles, Use macro definition MSEC\_TO\_COUNT to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

uint16\_t u16WindowCount  
Window count in clock cycles, Use macro definition MSEC\_TO\_COUNT to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

uint16\_t u16InterruptCount  
Interrupt count in clock cycles, Use macro definition MSEC\_TO\_COUNT to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

## 2.10 The Driver Change Log

## 2.11 COP Peripheral and Driver Overview

## 2.12 CRC: Cyclic Redundancy Check Driver

```
void CRC_Init(CRC_Type *base, const crc_config_t *psConfig)
```

Enables and configures the CRC peripheral module.

This function enables the clock gate in the SIM module for the CRC peripheral. It also configures the CRC module and starts a checksum computation by writing the seed.

#### Parameters

- base – CRC peripheral address.
- psConfig – CRC module configuration structure.

```
void CRC_Deinit(CRC_Type *base)
```

Disables the CRC peripheral module.

This function disables the clock gate in the SIM module for the CRC peripheral.

#### Parameters

- base – CRC peripheral address.

```
static inline void CRC_GetDefaultConfig(crc_config_t *psConfig, crc_protocol_type_t eCrcProtocol)
```

Provide default CRC protocol configuration.

The purpose of this API is to initialize the configuration structure to default value for `CRC_Init` to use. Provides the configuration of commonly used CRC protocols. refer to `crc_protocol_type_t`.

This is an example:

```
crc_config_t sConfig;
//LoadCRC-16/MAXIM protocol configuration.
CRC_GetDefaultConfig(&sConfig, kCRC_Crc16);
CRC_Init(CRC, &sConfig);
```

#### Parameters

- psConfig – CRC protocol configuration structure.
- eCrcProtocol – CRC protocol type. refer to `crc_protocol_type_t`

```
static inline void CRC_SetSeedValue(CRC_Type *base, uint32_t u32CrcSeedValue)
```

Set the CRC seed value.

This function is help to write a 16/32 bit CRC seed value.

#### Parameters

- base – CRC peripheral address.
- u32CrcSeedValue – The value of seed.

```
static inline void CRC_SetPolynomial(CRC_Type *base, uint32_t u32CrcPolynomial)
```

Set the value of the polynomial for the CRC calculation.

Write a 16-bit or 32-bit polynomial to CRC Polynomial register for the CRC calculation.

#### Parameters

- base – CRC peripheral address.
- u32CrcPolynomial – The CRC polynomial.

```
static inline void CRC_SetWriteTransposeType(CRC_Type *base, crc_transpose_type_t eTransposeIn)
```

Set CRC type of transpose of write data.

This function help to configure CRC type of transpose of write data.

**Parameters**

- base – CRC peripheral address.
- eTransposeIn – Type Of transpose for input. See `crc_transpose_type_t`

```
static inline void CRC_SetReadTransposeType(CRC_Type *base, crc_transpose_type_t eTransposeOut)
```

Set CRC type of transpose of read data.

This function help to configure CRC type of transpose of read data.

**Parameters**

- base – CRC peripheral address.
- eTransposeOut – Type Of transpose for output. See `crc_transpose_type_t`

```
static inline void CRC_EnableComplementChecksum(CRC_Type *base, bool bEnable)
```

Enable/Disable complement of read CRC checksum.

Set complement of read CRC checksum. Some CRC protocols require the final checksum to be XORed with 0xFFFFFFFF or 0xFFFF.

**Parameters**

- base – CRC peripheral address.
- bEnable – True or false. True if the result shall be complement of the actual checksum.

```
static inline void CRC_SetProtocolWidth(CRC_Type *base, crc_bits_t eCrcBits)
```

Set bit width of CRC protocol.

Selects 16-bit or 32-bit CRC protocol.

**Parameters**

- base – CRC peripheral address.
- eCrcBits – 16 or 32 bit CRC protocol. See `crc_bits_t`

```
void CRC_WriteData(CRC_Type *base, const uint8_t *pu8Data, uint32_t u32DataSize)
```

Writes data to the CRC module.

Writes input data buffer bytes to the CRC data register. The configured type of transpose is applied.

**Parameters**

- base – CRC peripheral address.
- pu8Data – Input data stream, MSByte in data[0].
- u32DataSize – Size in bytes of the input data buffer.

```
static inline uint32_t CRC_Get32bitResult(CRC_Type *base)
```

Reads the 32-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

**Parameters**

- base – CRC peripheral address.

**Returns**

An intermediate or the final 32-bit checksum, after transpose and complement operations configured.

uint16\_t CRC\_Get16bitResult(CRC\_Type \*base)

Reads a 16-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

**Parameters**

- base – CRC peripheral address.

**Returns**

An intermediate or the final 16-bit checksum, after transpose and complement operations configured.

FSL\_CRC\_DRIVER\_VERSION

CRC driver version. Version.

enum \_crc\_protocol\_type

CRC protocol type.

*Values:*

enumerator kCRC\_Crc16

CRC-16/MAXIM protocol.

enumerator kCRC\_Crc16CCITT

CRC-16-CCITT protocol.

enumerator kCRC\_Crc16Kermit

CRC-16/KERMIT protocol.

enumerator kCRC\_Crc32

CRC-32 protocol.

enumerator kCRC\_Crc32Posix

CRC-32/POSIX protocol.

enum \_crc\_bits

CRC protocol bit width.

*Values:*

enumerator kCRC\_Bits16

Generate 16-bit CRC code.

enumerator kCRC\_Bits32

Generate 32-bit CRC code.

enum \_crc\_transpose\_type

CRC type of transpose of read/write data.

*Values:*

enumerator kCRC\_TransposeNone

No transpose.

enumerator kCRC\_TransposeBits

Transpose bits in bytes.

enumerator kCRC\_TransposeBitsAndBytes

Transpose bytes and bits in bytes.

enumerator kCRC\_TransposeBytes

Transpose bytes.

typedef enum *\_crc\_protocol\_type* crc\_protocol\_type\_t  
CRC protocol type.

typedef enum *\_crc\_bits* crc\_bits\_t  
CRC protocol bit width.

typedef enum *\_crc\_transpose\_type* crc\_transpose\_type\_t  
CRC type of transpose of read/write data.

typedef struct *\_crc\_config* crc\_config\_t  
CRC protocol configuration.  
This structure holds the configuration for the CRC protocol.

struct *\_crc\_config*  
*#include <fsl\_crc.h>* CRC protocol configuration.  
This structure holds the configuration for the CRC protocol.

### Public Members

uint32\_t u32CrcPolynomial  
CRC Polynomial, MSBit first. Example polynomial:  $0x1021 = 1_0000_0010_0001 = x^{12} + x^5 + 1$

uint32\_t u32CrcSeedValue  
Starting checksum value

bool bEnableComplementChecksum  
Enable/Disable complement of read CRC checksum.

*crc\_transpose\_type\_t* eTransposeIn  
Select type of transpose of input data.

*crc\_transpose\_type\_t* eTransposeOut  
Select type of transpose of output data.

*crc\_bits\_t* eCrcBits  
Select 16-bit or 32-bit CRC protocol.

## 2.13 The Driver Change Log

## 2.14 CRC Peripheral and Driver Overview

## 2.15 DMAMUX: DMA Channel Multiplexer Driver

```
static inline void DMAMUX_ConnectChannelToTriggerSource(DMAMUX_Type *base,  
                                                       dmamux_dma_channel_t eChannel,  
                                                       dma_request_source_t eSource)
```

Connect the DMAMUX channel to trigger source.

This function will connect a source to the specify dma channel and enable that channel

### Parameters

- base – DMAMUX peripheral base address.
- eChannel – DMAMUX channel index, *dmamux\_dma\_channel\_t*.

- eSource – DMA request source.

```
static inline void DMAMUX_DisconnectChannelFromTriggerSource(DMAMUX_Type *base,
                                                           dmamux_dma_channel_t
                                                           eChannel)
```

Disconnect the DMAMUX channel.

This function will disable the specified channel and reset the channel source.

#### Parameters

- base – DMAMUX peripheral base address.
- eChannel – DMAMUX channel index, dmamux\_dma\_channel\_t.

```
FSL_DMAMUX_DRIVER_VERSION
DMAMUX driver version.
```

```
enum _dmamux_dma_channel
List of Dmamux dma channels.
```

*Values:*

```
enumerator kDMAMUX_DMACHannel0
Dmamux dma channel 0
```

```
enumerator kDMAMUX_DMACHannel1
Dmamux dma channel 1
```

```
enumerator kDMAMUX_DMACHannel2
Dmamux dma channel 2
```

```
enumerator kDMAMUX_DMACHannel3
Dmamux dma channel 3
```

```
typedef enum _dmamux_dma_channel dmamux_dma_channel_t
List of Dmamux dma channels.
```

## 2.16 The Driver Change Log

## 2.17 DMAMUX Peripheral and Driver Overview

## 2.18 The Driver Change Log

## 2.19 EDMA: Enhanced Direct Memory Access Driver

```
void EDMA_GetDefaultConfig(edma_config_t *psConfig)
Get default edma peripheral configuration.
```

---

**Note:** This function will reset all of the configuration structure members to zero firstly, then apply default configurations to the structure.

---

#### Parameters

- psConfig – pointer to user's eDMA config structure, see edma\_config\_t for detail.

void EDMA\_Init(DMA\_Type \*base, *edma\_config\_t* \*psConfig)  
EDMA initialization.

**Parameters**

- base – eDMA peripheral base address.
- psConfig – pointer to user's eDMA config structure, see *edma\_transfer\_config\_t* for detail.

void EDMA\_Deinit(DMA\_Type \*base)  
EDMA De-initialization.

**Parameters**

- base – eDMA peripheral base address.

static inline void EDMA\_EnableContinuousChannelLinkMode(DMA\_Type \*base, bool bEnable)  
Enable/Disable arbitration before the channel been activate by minor loop link trigger from itself.

A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.

---

**Note:** Do not use continuous link mode with a channel linking to itself if there is only one minor loop iteration per service request, for example, if the channel's NBYTES value is the same as either the source or destination size. The same data transfer profile can be achieved by simply increasing the NBYTES value, which provides more efficient, faster processing.

---

**Parameters**

- base – EDMA peripheral base address.
- bEnable – true is channel link to itself without arbitration false is channel link to itself with arbitration

static inline void EDMA\_EnableMinorLoopMapping(DMA\_Type \*base, bool bEnable)  
Enable/Disable redefine the minor loop bytes register.

The TCDn.word2 is redefined to include individual enable fields, an offset field and the NBYTES field, the offset will be applied to source/destination address after minor loop complete

**Parameters**

- base – EDMA peripheral base address.
- bEnable – true is minor loop bytes register redefined to individual enable/offset/minor loop bytes fields. false is minor loop bytes register defined as minor loop bytes fields only.

static inline void EDMA\_EnableHaltOnError(DMA\_Type \*base, bool bEnable)  
Enable/Disable the eDMA halt when error occur feature.

Any error causes the HALT bit to set will cause the EDMA halt. Subsequently, all service requests are ignored until the HALT bit is cleared

**Parameters**

- base – EDMA peripheral base address.
- bEnable – true is Stall the start of any new channels when error occur. false is eDMA service request operation normal when error occur.

static inline void EDMA\_SetArbitration(DMA\_Type \*base, *edma\_arbitration\_type\_t* eArbitration)  
set EDMA arbitration type to fixed priority or round robin.

#### Parameters

- base – EDMA peripheral base address.
- eArbitration – Arbitration by priority or round robin, *edma\_arbitration\_type\_t*.

```
void EDMA_GetChannelDefaultTransferConfig(edma_channel_transfer_config_t *psTransfer,
                                          uint32_t u32SrcAddr, uint32_t u32DstAddr,
                                          uint32_t u32BytesEachRequest, uint32_t
                                          u32TotalBytes, edma_channel_transfer_width_t
                                          eTransferWidth, edma_channel_transfer_type_t
                                          eTransferType)
```

Get channel default transfer configuration.

---

**Note:** 1. This function will reset all of the configuration structure members to zero firstly, then apply default configurations to the structure.

- No interrupt enabled by this function by default, if application would like to use DMA interrupt please enable it manually by `psTransfer->u16EnabledInterruptMask = _edma_channel_interrupt`
- 

#### Parameters

- psTransfer – pointer to user's eDMA channel configure structure, see *edma\_channel\_transfer\_config\_t* for detail.
- u32SrcAddr – source address, must be byte address.
- u32DstAddr – destination address, must be byte address.
- u32BytesEachRequest – bytes to be transferred in each request (namely, in each minor loop).
- u32TotalBytes – total bytes to be transferred.
- eTransferWidth – it represents how many bits are transferred in each read/write.
- eTransferType – eDMA channel transfer type.

```
void EDMA_SetChannelTransferConfig(DMA_Type *base, edma_channel_t eChannel,
                                   edma_channel_transfer_config_t *psTransfer)
```

EDMA set channel transfer configurations.

---

**Note:** 1.This function must not be called while the channel transfer is ongoing or it causes unpredictable results. 2.The psLinkTCD must be configured before invoke this API if scatter/gather function is needed 3.The edma channel request may be enabled after the channel transfer configure done according to the transfer configurations.

---

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- psTransfer – pointer to user's eDMA channel configure structure, see *edma\_channel\_transfer\_config\_t* for detail.

```
void EDMA_SetChannelMinorLoopOffset(DMA_Type *base, edma_channel_t eChannel, bool
                                     bEnableSrcMinorLoopOffset, bool
                                     bEnableDestMinorLoopOffset, int32_t
                                     i32MinorLoopOffset)
```

Configures the eDMA channel minor loop offset value.

The minor offset means that the signed-extended value is added to the source address or destination address after each minor loop.

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- bEnableSrcMinorLoopOffset – True is enable source address minor offset, otherwise is disable
- bEnableDestMinorLoopOffset – True is enable source address minor offset, otherwise is disable
- i32MinorLoopOffset – Minor loop offset value.

```
void EDMA_SetChannelPreemption(DMA_Type *base, edma_channel_t eChannel, bool
                                bSuspendedByHighPriorityChannel, bool
                                bSuspendLowPriorityChannel, uint8_t u8Priority)
```

Configures the eDMA channel preemption configurations.

This function configures the channel preemption attribute and the priority of the channel.

---

**Note:** , this function is used only in fixed-priority channel arbitration mode.

---

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number
- bSuspendedByHighPriorityChannel – True is the channel can be suspended by high priority channel, otherwise cannot.
- bSuspendLowPriorityChannel – True is the channel can suspend low priority channel, otherwise cannot.
- u8Priority – Channel priority.

```
void EDMA_EnableMinorLoopChannelLink(DMA_Type *base, edma_channel_t eChannel,
                                       edma_channel_t eLinkChannel)
```

Enable the minor loop channel link and configure the linked channel number.

This function configures the minor link mode. The minor link means that the channel link is triggered every time that the minor loop bytes transferred complete.

---

**Note:** Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

---

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- eLinkChannel – The linked channel number.

```
static inline void EDMA_DisableMinorLoopChannelLink(DMA_Type *base, edma_channel_t
                                                    eChannel)
```

Disable the minor loop channel link for the eDMA transfer.

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.

```
void EDMA_EnableMajorLoopChannelLink(DMA_Type *base, edma_channel_t eChannel,
                                       edma_channel_t eLinkChannel)
```

Enable the major loop channel link and configure the linked channel number.

This function configures the major link mode. The major link means that the channel link is triggered when the CITER is exhausted.

---

**Note:** Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

---

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- eLinkChannel – The linked channel number.

```
static inline void EDMA_DisableMajorLoopChannelLink(DMA_Type *base, edma_channel_t
                                                    eChannel)
```

Disable the major loop channel link for the eDMA transfer.

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.

```
void EDMA_SetChannelBandWidth(DMA_Type *base, edma_channel_t eChannel,
                               edma_channel_bandwidth_t eBandWidth)
```

Sets the edma channel stall cycles after each R/W.

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

---

**Note:** : 1.If the source and destination sizes are equal, this field is ignored between the first and second transfers and after the last write of each minor loop. This behavior is a side effect of reducing start-up latency. 2.When executing a large, zero wait-stated memory-to-memory transfer, insert bandwidth control using the TCD\_CSR[BWC] bits to avoid: •\* Starvation of another master accessing the memory. •\* Any delay in writing a TCD duloop the transfer.

---

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- eBandWidth – A bandwidth setting, which can be one of the edma\_channel\_bandwidth\_t

```
void EDMA_SetChannelModulo(DMA_Type *base, edma_channel_t eChannel,  
                           edma_channel_modulo_t eSrcModulo, edma_channel_modulo_t  
                           eDestModulo)
```

Sets the source address range and the destination address range for the eDMA transfer.

This function defines a specific address range of source/destination address, after the source/destination address hits the range boundary, source/destination address will wrap to origin value.

Setting this field provides the ability to implement a circular data queue easily. For data queues require loop power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- eSrcModulo – A source modulo value.
- eDestModulo – A destination modulo value.

```
static inline void EDMA_EnableChannelAsyncRequestInStopMode(DMA_Type *base,  
                                                           edma_channel_t eChannel,  
                                                           bool bEnable)
```

Enables the edma channel async request in stop mode.

The EARS register is used to enable or disable the DMA requests in Enable Request Register (ERQ) by AND'ing the bits of these two registers in stop mode only.

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- bEnable – The command to enable (true) or disable (false).

```
static inline void EDMA_EnableChannelAutoStopRequest(DMA_Type *base, edma_channel_t  
                                                    eChannel, bool bEnable)
```

Enables the edma channel auto disable request after major loop complete.

The eDMA hardware automatically clears the corresponding ERQ bit when the current major iteration count reaches zero.

#### Parameters

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- bEnable – The command to enable (true) or disable (false).

```
void EDMA_SetChannelMajorLoopOffset(DMA_Type *base, edma_channel_t eChannel, int32_t  
                                    i32SourceOffset, int32_t i32DestOffset)
```

Configures the eDMA channel major loop offset feature.

Adjustment value added to the source/destination address at the completion of the major iteration count

#### Parameters

- base – eDMA peripheral base address.
- eChannel – edma channel number.

- `i32SourceOffset` – source address offset.
- `i32DestOffset` – destination address offset.

```
static inline void EDMA__EnableChannelRequest(DMA_Type *base, edma_channel_t eChannel,
                                             bool bEnable)
```

Enable/disable the eDMA hardware channel request.

This function enables the hardware channel request.

#### Parameters

- `base` – eDMA peripheral base address.
- `eChannel` – eDMA channel number.
- `bEnable` – true is start, false is stop.

```
static inline void EDMA__SoftwareTriggerChannelStart(DMA_Type *base, edma_channel_t
                                                    eChannel)
```

Starts the eDMA transfer by using the software trigger.

This function starts a minor loop transfer only, the channel will halt when minor loop complete, so application should re-call the function to start the transfer again.

#### Parameters

- `base` – eDMA peripheral base address.
- `eChannel` – eDMA channel number.

```
uint32_t EDMA__GetChannelRemainingMajorLoopCount(DMA_Type *base, edma_channel_t
                                                  eChannel)
```

Gets the remaining major loop count from the eDMA current channel TCD.

This function checks the TCD (Transfer Control Descriptor) status for a specified eDMA channel and returns the number of major loop count that has not finished.

---

**Note:** 1. This function can only be used to get unfinished major loop count of transfer without the next TCD, or it might be inaccuracy.

- a. The unfinished/remaining transfer bytes cannot be obtained directly from registers while the channel is running. Because to calculate the remaining bytes, the initial NBYTES configured in `DMA_TCDn_NBYTES_MLNO` register is needed while the eDMA IP does not support getting it while a channel is active. In another word, the NBYTES value reading is always the actual (decrementing) NBYTES value the `dma_engine` is working with while a channel is running. Consequently, to get the remaining transfer bytes, a software-saved initial value of NBYTES (for example copied before enabling the channel) is needed. The formula to calculate it is shown below:  $\text{RemainingBytes} = \text{RemainingMajorLoopCount} * \text{NBYTES}(\text{initially configured})$
- 

#### Parameters

- `base` – eDMA peripheral base address.
- `eChannel` – eDMA channel number.

#### Return values

Major – loop count which has not been transferred yet for the current TCD.

```
void EDMA__EnableChannelInterrupts(DMA_Type *base, edma_channel_t eChannel, uint16_t
                                   u16InterruptsMask, bool bEnable)
```

Enables the edma channel interrupts according to a provided mask, the mask is a logical OR of enumerator members `_edma_channel_interrupt_enable`.

**Parameters**

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- u16InterruptsMask – the mask is a logical OR of enumerator members `_edma_channel_interrupt_enable`.
- bEnable – true is enable, false is disable.

```
uint16_t EDMA_GetChannelStatusFlags(DMA_Type *base, edma_channel_t eChannel)
```

Gets the eDMA channel status flags.

---

**Note:** if the function return error status, application can call `EDMA_GetErrorStatusFlags` for the detail error status.

---

**Parameters**

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.

**Return values**

The – mask of channel status flags. Users need to use the `_edma_channel_status_flags` type to decode the return variables.

```
void EDMA_ClearChannelStatusFlags(DMA_Type *base, edma_channel_t eChannel, uint16_t  
u16StatusFlags)
```

Clears the eDMA channel status flags.

**Parameters**

- base – eDMA peripheral base address.
- eChannel – eDMA channel number.
- u16StatusFlags – The mask of channel status to be cleared. Users need to use the defined `_edma_channel_status_flags` type.

```
static inline uint32_t EDMA_GetErrorStatusFlags(DMA_Type *base)
```

Gets the eDMA channel error status flags.

**Parameters**

- base – eDMA peripheral base address.

**Returns**

The mask of error status flags. Users need to use the `_edma_error_status_flags` type to decode the return variables.

```
void EDMA_ConfigChannelSoftwareTCD(edma_channel_tcd_t *psTcd,  
edma_channel_transfer_config_t *psTransfer)
```

Sets TCD fields according to the user's channel transfer configuration structure, `edma_channel_transfer_config_t`.

Application should be careful about the TCD pool buffer storage class,

- For the platform has cache, the software TCD should be put in non cache section
- The TCD pool buffer should have a consistent storage class.

---

**Note:** Application should be careful when using the minor loop offset feature with this function, please make sure the EMLM bit is asserted, although

EDMA\_InitChannel will set this bit by default, if the bit is cleared, application can use EDMA\_EnableMinorLoopMapping to enable the feature.

---

**Note:** This function enables the auto stop request feature.

---

### Parameters

- psTcd – Pointer to the TCD structure.
- psTransfer – channel transfer configuration pointer.

```
void EDMA__InstallChannelSoftwareTCD(DMA_Type *base, edma_channel_t eChannel,
                                     edma_channel_tcd_t *psTcd)
```

Push content of software TCD structure into hardware TCD register.

### Parameters

- base – EDMA peripheral base address.
- eChannel – EDMA channel number.
- psTcd – Point to TCD structure.

```
void EDMA__TransferCreateHandle(DMA_Type *base, edma_handle_t *psHandle, edma_channel_t
                               eChannel, edma_channel_tcd_t *psTcdPool, uint32_t
                               u32TcdCount, edma_transfer_callback_t pfCallback, void
                               *pUserData)
```

Creates the eDMA channel handle.

This function is called if using the transactional API for eDMA. This function initializes the internal state of the eDMA handle.

### Parameters

- base – eDMA peripheral base address.
- psHandle – eDMA handle pointer. The eDMA handle stores callback function and parameters.
- eChannel – eDMA channel number.
- psTcdPool – A memory pool to store TCDs. It must be 32 bytes aligned.
- u32TcdCount – The number of TCD slots.
- pfCallback – eDMA callback function pointer.
- pUserData – A parameter for the callback function.

```
status_t EDMA__TransferSubmitSingleTransfer(edma_handle_t *psHandle,
                                             edma_channel_transfer_config_t *psTransfer)
```

Submits the eDMA single transfer configuration.

Application can submit single transfer when

- channel is idle, the transfer request will be submitted to eDMA channel TCD register directly
- channel is idle, a previous transfer request is pending, the new transfer request will be submitted to the installed TCD pool and linked to the pending one.
- channel is active, the transfer request will be submitted to the installed TCD pool and linked to previous one.

It is suggest that application should check the return value of this function to make sure that the transfer request is submitted successfully.

---

**Note:** , 1.Please be aware of that tcd pool maintain is unprotect by default, that is to say, the behavior of multiple task trying to access the same channel is undefine, application can protect the channel by itself or overwrite EDMA\_ENTER\_CRITICAL\_SECTION/EDMA\_LEAVE\_CRITICAL\_SECTION to have edma driver protect the TCD pool maintain. 2.Since the destination major loop offset feature register is reused as scatter gather tcd address, so the two features cannot be used together; if the destination major loop offset feature is used, then the transfer request will be submit hardware TCD directly.

---

### Parameters

- psHandle – eDMA handle pointer.
- psTransfer – pointer to user’s eDMA channel configure structure, see edma\_channel\_transfer\_config\_t for detail.

### Return values

- kStatus\_Success – It means submit transfer request succeed.
- kStatus\_EDMA\_ChannelQueueFull – It means TCD queue is full. Submit transfer request is not allowed.

*status\_t* EDMA\_TransferSubmitLoopTransfer(*edma\_handle\_t* \*psHandle,  
  *edma\_channel\_transfer\_config\_t* \*psTransfer,  
  *uint32\_t* transferLoopCount)

Submits the eDMA scatter gather transfer configurations.

The function is target for submit loop transfer request, the ring transfer request means that the transfer request TAIL is link to HEAD, such as, A->B->C->D->A, or A->A

To use the ring transfer feature, the application should allocate several transfer object, such as

```
edma_channel_transfer_config_t transfer[2];  
EDMA_TransferSubmitLoopTransfer(psHandle, &transfer, 2U);
```

Then eDMA driver will link transfer[0] and transfer[1] to each other

---

**Note:** Application should check the return value of this function to avoid transfer request submit failed

---

### Parameters

- psHandle – eDMA handle pointer
- psTransfer – pointer to user’s eDMA channel configure structure, see edma\_channel\_transfer\_config\_t for detail
- transferLoopCount – the count of the transfer ring, if loop count is 1, that means that the one will link to itself.

### Return values

- kStatus\_Success – It means submit transfer request succeed
- kStatus\_EDMA\_ChannelBusy – channel is in busy status

- `kStatus_EDMA_ChannelQueueFull` – It means TCD pool is not len enough for the ring transfer request

`void EDMA_TransferStart(edma_handle_t *psHandle)`

eDMA starts transfer.

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

#### Parameters

- `psHandle` – eDMA handle pointer.

`void EDMA_TransferStop(edma_handle_t *psHandle)`

eDMA stops transfer.

This function disables the channel request to pause the transfer. Users can call `EDMA_StartTransfer()` again to resume the transfer.

#### Parameters

- `psHandle` – eDMA handle pointer.

`void EDMA_TransferAbort(edma_handle_t *psHandle)`

eDMA aborts transfer.

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

#### Parameters

- `psHandle` – DMA handle pointer.

`void EDMA_TransferHandleIRQ(edma_handle_t *psHandle)`

eDMA IRQ handler for the current major loop transfer completion.

This function clears the channel major interrupt flag and calls the callback function if it is not NULL.

Note: For the case using TCD queue, when the major iteration count is exhausted, additional Interfaces are performed. These include the final address adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled).

For instance, when the time interrupt of TCD[0] happens, the TCD[1] has already been loaded into the eDMA engine. As `sga` and `sga_index` are calculated based on the `DLAST_SGA` bit field lies in the `TCD_CSR` register, the `sga_index` in this case should be 2 (`DLAST_SGA` of TCD[1] stores the address of TCD[2]). Thus, the “`tcdUsed`” updated should be (`tcdUsed - 2U`) which indicates the number of TCDs can be loaded in the memory pool (because TCD[0] and TCD[1] have been loaded into the eDMA engine at this point already.).

For the last two continuous ISRs in a scatter/gather process, they both load the last TCD (The last ISR does not load a new TCD) from the memory pool to the eDMA engine when major loop completes. Therefore, ensure that the header and `tcdUsed` updated are identical for them. `tcdUsed` are both 0 in this case as no TCD to be loaded.

See the “eDMA basic data flow” in the eDMA Functional description section of the Reference Manual for further details.

#### Parameters

- `psHandle` – eDMA handle pointer.

`FSL_EDMA_DRIVER_VERSION`

EDMA driver version.

`_edma_transfer_status` eDMA transfer status The enumerator used for transactional interface only.

*Values:*

enumerator `kStatus_EDMA_ChannelQueueFull`

TCD queue is full.

enumerator `kStatus_EDMA_ChannelBusy`

Channel is busy and can't handle the transfer request.

enum `_edma_channel_transfer_type`

eDMA transfer type

*Values:*

enumerator `kEDMA_ChannelTransferMemoryToMemory`

Transfer type from memory to memory assume that the both source and destination address are incremental

enumerator `kEDMA_ChannelTransferPeripheralToMemory`

Transfer type peripher to memory assume that the source address is fixed

enumerator `kEDMA_ChannelTransferMemoryToPeripheral`

Transfer type from memory to peripheral assume that the destination address is fixed

enumerator `kEDMA_ChannelTransferPeripheralToPeripheral`

Transfer type from Peripheral to peripheral assume that both source and destination address are fixed

enum `_edma_channel_interrupt_enable`

eDMA interrupt source

The eDMA peripheral support generate interrupt when half of the total request bytes transferred or all of the request bytes transferred.

*Values:*

enumerator `kEDMA_ChannelErrorInterruptEnable`

Enable error interrupt

enumerator `kEDMA_ChannelMajorLoopCompleteInterruptEnable`

Enable interrupt while major count exhausted.

enumerator `kEDMA_ChannelMajorLoopHalfCompleteInterruptEnable`

Enable interrupt while major count to half value.

enumerator `kEDMA_ChannelAllInterruptEnable`

Enable all the interrupt.

enum `_edma_channel_status_flags`

`_edma_channel_status_flags` eDMA channel status flags.

*Values:*

enumerator `kEDMA_ChannelStatusErrorFlag`

eDMA error flag, an error occurred in a transfer

enumerator `kEDMA_ChannelStatusMajorLoopCompleteFlag`

Major loop complete flag, set while transfer finished, CITER value exhausted

enumerator `kEDMA_ChannelStatusMajorLoopHalfCompleteFlag`

Major loop half complete flag

enum \_edma\_error\_status\_flags

\_edma\_error\_status\_flags eDMA channel detail error status flags.

*Values:*

enumerator kEDMA\_ChannelDestinationBusErrorFlag

Bus error on destination address

enumerator kEDMA\_ChannelSourceBusErrorFlag

Bus error on the source address

enumerator kEDMA\_ChannelScatterGatherErrorFlag

Error on the Scatter/Gather address, not 32byte aligned.

enumerator kEDMA\_ChannelNbytesErrorFlag

NBYTES/CITER configuration error

enumerator kEDMA\_ChannelDestinationOffsetErrorFlag

Destination offset not aligned with destination size

enumerator kEDMA\_ChannelDestinationAddressErrorFlag

Destination address not aligned with destination size

enumerator kEDMA\_ChannelSourceOffsetErrorFlag

Source offset not aligned with source size

enumerator kEDMA\_ChannelSourceAddressErrorFlag

Source address not aligned with source size

enumerator kEDMA\_ChannelErrorChannelFlag

Error channel number of the canceled channel number

enumerator kEDMA\_ChannelPriorityErrorFlag

Channel priority is not unique.

enumerator kEDMA\_ChannelTransferCanceledFlag

Transfer canceled

enumerator kEDMA\_ChannelValidFlag

No error occurred, this bit is 0. Otherwise, it is 1.

enum \_edma\_arbitration\_type

eDMA arbitration type

*Values:*

enumerator kEDMA\_ArbitrationFixedPriority

channel arbitration by fixed priority

enumerator kEDMA\_ArbitrationRoundRobin

Channel arbitration by round robin

enum \_edma\_channel

edma channel index

*Values:*

enumerator kEDMA\_Channel0

EDMA channel 0

enumerator kEDMA\_Channel1

EDMA channel 1

enumerator kEDMA\_Channel2  
EDMA channel 2

enumerator kEDMA\_Channel3  
EDMA channel 3

enum \_edma\_channel\_transfer\_width  
eDMA transfer width configuration

*Values:*

enumerator kEDMA\_ChannelTransferWidth8Bits  
Source/Destination data transfer width is 1 byte every time

enumerator kEDMA\_ChannelTransferWidth16Bits  
Source/Destination data transfer width is 2 bytes every time

enumerator kEDMA\_ChannelTransferWidth32Bits  
Source/Destination data transfer width is 4 bytes every time

enumerator kEDMA\_ChannelTransferWidth128Bits  
Source/Destination data transfer size is 16 bytes every time

enum \_edma\_channel\_modulo  
eDMA channel modulo configuration

The eDMA modulo feature can be used to specify the address range of the source/destination address, it is useful to implement a circular data queue.

*Values:*

enumerator kEDMA\_ChannelModuloDisable  
Disable modulo

enumerator kEDMA\_ChannelModulo2bytes  
Circular buffer size is 2 bytes.

enumerator kEDMA\_ChannelModulo4bytes  
Circular buffer size is 4 bytes.

enumerator kEDMA\_ChannelModulo8bytes  
Circular buffer size is 8 bytes.

enumerator kEDMA\_ChannelModulo16bytes  
Circular buffer size is 16 bytes.

enumerator kEDMA\_ChannelModulo32bytes  
Circular buffer size is 32 bytes.

enumerator kEDMA\_ChannelModulo64bytes  
Circular buffer size is 64 bytes.

enumerator kEDMA\_ChannelModulo128bytes  
Circular buffer size is 128 bytes.

enumerator kEDMA\_ChannelModulo256bytes  
Circular buffer size is 256 bytes.

enumerator kEDMA\_ChannelModulo512bytes  
Circular buffer size is 512 bytes.

enumerator kEDMA\_ChannelModulo1Kbytes  
Circular buffer size is 1 K bytes.

enumerator kEDMA\_ChannelModulo2Kbytes  
Circular buffer size is 2 K bytes.

enumerator kEDMA\_ChannelModulo4Kbytes  
Circular buffer size is 4 K bytes.

enumerator kEDMA\_ChannelModulo8Kbytes  
Circular buffer size is 8 K bytes.

enumerator kEDMA\_ChannelModulo16Kbytes  
Circular buffer size is 16 K bytes.

enumerator kEDMA\_ChannelModulo32Kbytes  
Circular buffer size is 32 K bytes.

enumerator kEDMA\_ChannelModulo64Kbytes  
Circular buffer size is 64 K bytes.

enumerator kEDMA\_ChannelModulo128Kbytes  
Circular buffer size is 128 K bytes.

enumerator kEDMA\_ChannelModulo256Kbytes  
Circular buffer size is 256 K bytes.

enumerator kEDMA\_ChannelModulo512Kbytes  
Circular buffer size is 512 K bytes.

enumerator kEDMA\_ChannelModulo1Mbytes  
Circular buffer size is 1 M bytes.

enumerator kEDMA\_ChannelModulo2Mbytes  
Circular buffer size is 2 M bytes.

enumerator kEDMA\_ChannelModulo4Mbytes  
Circular buffer size is 4 M bytes.

enumerator kEDMA\_ChannelModulo8Mbytes  
Circular buffer size is 8 M bytes.

enumerator kEDMA\_ChannelModulo16Mbytes  
Circular buffer size is 16 M bytes.

enumerator kEDMA\_ChannelModulo32Mbytes  
Circular buffer size is 32 M bytes.

enumerator kEDMA\_ChannelModulo64Mbytes  
Circular buffer size is 64 M bytes.

enumerator kEDMA\_ChannelModulo128Mbytes  
Circular buffer size is 128 M bytes.

enumerator kEDMA\_ChannelModulo256Mbytes  
Circular buffer size is 256 M bytes.

enumerator kEDMA\_ChannelModulo512Mbytes  
Circular buffer size is 512 M bytes.

enumerator kEDMA\_ChannelModulo1Gbytes  
Circular buffer size is 1 G bytes.

enumerator kEDMA\_ChannelModulo2Gbytes  
Circular buffer size is 2 G bytes.

enum `_edma_channel_bandwidth`

edma channel Bandwidth control

Generally, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This bandwidth field forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth.

The default configuration is `kEDMA_BandwidthStallNone`.

*Values:*

enumerator `kEDMA_ChannelBandwidthStallNone`

No eDMA engine stalls.

enumerator `kEDMA_ChannelBandwidthStall4Cycle`

eDMA engine stalls for 4 cycles after each read/write.

enumerator `kEDMA_ChannelBandwidthStall8Cycle`

eDMA engine stalls for 8 cycles after each read/write.

typedef enum `_edma_channel_transfer_type` `edma_channel_transfer_type_t`

eDMA transfer type

typedef enum `_edma_arbitration_type` `edma_arbitration_type_t`

eDMA arbitration type

typedef enum `_edma_channel` `edma_channel_t`

edma channel index

typedef enum `_edma_channel_transfer_width` `edma_channel_transfer_width_t`

eDMA transfer width configuration

typedef enum `_edma_channel_modulo` `edma_channel_modulo_t`

eDMA channel modulo configuration

The eDMA modulo feature can be used to specify the address range of the source/destination address, it is useful to implement a circular data queue.

typedef enum `_edma_channel_bandwidth` `edma_channel_bandwidth_t`

edma channel Bandwidth control

Generally, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This bandwidth field forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth.

The default configuration is `kEDMA_BandwidthStallNone`.

typedef struct `_edma_channel_Preemption_config` `edma_channel_Preemption_config_t`

eDMA channel priority configuration, useful to the fixed priority arbitration type

typedef struct `_edma_channel_tcd` `edma_channel_tcd_t`

edma channel software tcd definition

typedef struct `_edma_channel_transfer_config` `edma_channel_transfer_config_t`

edma channel transfer configuration

The transfer configuration structure support full feature configuration of the transfer control descriptor.

1.To perform a simple transfer, below members should be initialized at least `.u32SrcAddr` - source address `.u32DstAddr` - destination address `.eSrcWidthOfEachTransfer` - data width of source address `.eDstWidthOfEachTransfer` - data width of destination address, normally it should be as same as `eSrcWidthOfEachTransfer` `.u32BytesEachRequest` - bytes to be transferred in each DMA request `.u32TotalBytes` - total bytes to be transferred

.i16SrcOffsetOfEachTransfer - offset value in bytes unit to be applied to source address as each source read is completed .i16DstOffsetOfEachTransfer - offset value in bytes unit to be applied to destination address as each destination write is completed bEnableChannelRequest - channel request can be enabled together with transfer configure submission

2.The transfer configuration structure also support advance feature: Programmable source/destination address range(MODULO) Programmable minor loop offset Programmable major loop offset Programmable channel chain feature Programmable channel transfer control descriptor link feature

---

**Note:** User should pay attention to the transfer size alignment limitation

- a. the u32BytesEachRequest should align with the eSrcWidthOfEachTransfer and the eDstWidthOfEachTransfer that is to say  $u32BytesEachRequest \% eSrcWidthOfEachTransfer$  should be 0
  - b. the i16SrcOffsetOfEachTransfer and i16DstOffsetOfEachTransfer must be aligne with transfer width
  - c. the u32TotalBytes should align with the u32BytesEachRequest
  - d. the u32SrcAddr should align with the eSrcWidthOfEachTransfer
  - e. the u32DstAddr should align with the eDstWidthOfEachTransfer
  - f. the u32SrcAddr should align with eSrcAddrModulo if modulo feature is enabled
  - g. the u32DstAddr should align with eDstAddrModulo if modulo feature is enabled If any-one of above condition can not be satisfied, the edma interfaces will generate assert error.
- 

```
typedef struct _edma_config edma_config_t
    edma configuration structure
```

This structure target for whole edma module configurations.

```
typedef struct _edma_handle edma_handle_t
    handler for eDMA
```

```
typedef void (*edma_transfer_callback_t)(edma_handle_t *psHandle, void *pUserData, bool
bTransferDone, uint32_t u32Tcds)
```

Define callback function for eDMA.

This callback function is called in the EDMA interrupt handler function. In normal mode, running into callback function means the transfer users need is done. In scatter gather mode, run into callback function means a transfer control block (tcd) is finished. Not all transfer finished, users can get the finished tcd numbers using interface EDMA\_GetUnusedTCDNumber.

**Param handle**

EDMA handle pointer; users shall not touch the values inside.

**Param userData**

The callback user parameter pointer. Users can use this parameter to involve things users need to change in EDMA callback function.

**Param transferDone**

If the current loaded transfer done. In normal mode it means if all transfer done. In scatter gather mode, this parameter shows is the current transfer block in EDMA register is done. As the load of core is different, it will be different if the new tcd loaded into EDMA registers while this callback called. If true, it always means new tcd still not loaded into registers, while false means new tcd already loaded into registers.

**Param tcds**

How many tcds are done from the last callback. This parameter only used in scatter gather mode. It tells user how many tcds are finished between the last callback and this.

EDMA\_ENTER\_CRITICAL\_SECTION()

edma transactional tcd pool resource protection lock definition Application should overwrite below two macros if multi task trying to access the same channel.

EDMA\_LEAVE\_CRITICAL\_SECTION()

struct \_edma\_channel\_Preemption\_config

*#include <fsl\_edma.h>* edMA channel priority configuration, useful to the fixed priority arbitration type

**Public Members**

bool bSuspendedByHighPriorityChannel

a channel can be suspended by other channel with higher priority

bool bSuspendLowPriorityChannel

a channel can suspend other channel with low priority

uint8\_t u8ChannelPriority

Channel priority

struct \_edma\_channel\_transfer\_config

*#include <fsl\_edma.h>* edma channel transfer configuration

The transfer configuration structure support full feature configuration of the transfer control descriptor.

1.To perform a simple transfer, below members should be initialized at least .u32SrcAddr - source address .u32DstAddr - destination address .eSrcWidthOfEachTransfer - data width of source address .eDstWidthOfEachTransfer - data width of destination address, normally it should be as same as eSrcWidthOfEachTransfer .u32BytesEachRequest - bytes to be transferred in each DMA request .u32TotalBytes - total bytes to be transferred .i16SrcOffsetOfEachTransfer - offset value in bytes unit to be applied to source address as each source read is completed .i16DstOffsetOfEachTransfer - offset value in bytes unit to be applied to destination address as each destination write is completed bEnableChannelRequest - channel request can be enabled together with transfer configure submission

2.The transfer configuration structure also support advance feature: Programmable source/destination address range(MODULO) Programmable minor loop offset Programmable major loop offset Programmable channel chain feature Programmable channel transfer control descriptor link feature

---

**Note:** User should pay attention to the transfer size alignment limitation

- a. the u32BytesEachRequest should align with the eSrcWidthOfEachTransfer and the eDstWidthOfEachTransfer that is to say  $u32BytesEachRequest \% eSrcWidthOfEachTransfer$  should be 0
- b. the i16SrcOffsetOfEachTransfer and i16DstOffsetOfEachTransfer must be aligne with transfer width
- c. the u32TotalBytes should align with the u32BytesEachRequest
- d. the u32SrcAddr should align with the eSrcWidthOfEachTransfer
- e. the u32DstAddr should align with the eDstWidthOfEachTransfer

- f. the `u32SrcAddr` should align with `eSrcAddrModulo` if modulo feature is enabled
- g. the `u32DstAddr` should align with `eDstAddrModulo` if modulo feature is enabled If any-one of above condition can not be satisfied, the edma interfaces will generate assert error.

---

### Public Members

`uint32_t u32SrcAddr`  
source address

`uint32_t u32DstAddr`  
destination address

`edma_channel_transfer_width_t eSrcWidthOfEachTransfer`  
source width of each transfer

`edma_channel_transfer_width_t eDstWidthOfEachTransfer`  
destination width of each transfer

`uint32_t u32BytesEachMinorLoop`  
bytes in each minor loop or each request range:  $1 - (2^{30} - 1)$  when minor loop mapping is enabled range:  $1 - (2^{10} - 1)$  when minor loop mapping is enabled and source or dest minor loop offset is enabled range:  $1 - (2^{32} - 1)$  when minor loop mapping is disabled

`uint16_t u16MinorLoopCountsEachMajorLoop`  
minor loop counts in each major loop, should be 1 at least for each transfer range:  $(0 - (2^{15} - 1))$  when minor loop channel link is disabled range:  $(0 - (2^9 - 1))$  when minor loop channel link is enabled total bytes in a transfer = `u16MinorLoopCountsEachMajorLoop * u32BytesEachMinorLoop`

`uint16_t u16EnabledInterruptMask`  
channel interrupt to enable, can be OR'ed value of `_edma_channel_interrupt_enable`

`int16_t i16SrcOffsetOfEachTransfer`  
Sign-extended offset value in byte unit applied to the current source address to form the next-state value as each source read is completed

`edma_channel_modulo_t eSrcAddrModulo`  
source circular data queue range

`int32_t i32SrcMajorLoopOffset`  
source major loop offset

`int16_t i16DstOffsetOfEachTransfer`  
Sign-extended offset value in byte unit applied to the current destination address to form the next-state value as each destination write is completed.

`edma_channel_modulo_t eDstAddrModulo`  
destination circular data queue range

`int32_t i32DstMajorLoopOffset`  
destination major loop offset

`bool bEnableSrcMinorLoopOffset`  
enable source minor loop offset

`bool bEnableDstMinorLoopOffset`  
enable dest minor loop offset

`int32_t i32MinorLoopOffset`  
burst offset, the offset will be applied after minor loop update

`bool bEnableChannelMajorLoopLink`  
channel link when major loop complete

`edma_channel_t eMajorLoopLinkChannel`  
major loop link channel number

`bool bEnableChannelMinorLoopLink`  
channel link when minor loop complete

`edma_channel_t eMinorLoopLinkChannel`  
minor loop link channel number

`edma_channel_bandwidth_t eChannelBandWidth`  
channel bandwidth

`bool bDisableRequestAfterMajorLoopComplete`  
the channel's ERQ bit can be cleared after the major loop complete automatically

`bool bEnableChannelRequest`  
enable the channel request signal

`edma_channel_tcd_t *psLinkTCD`  
pointer to the link transfer control descriptor

`struct _edma_channel_tcd`

*#include <fsl\_edma.h>* eDMA software Transfer control descriptor structure.

This structure is same as eDMA hardware channel TCD registers, user doesn't need to understand the structures, since eDMA driver will responsible for configure it.

The software TCD is useful to configure a software TCD which is linked by the channel hardware TCD to have scatter/gather feature without using transactional interface.

### Public Members

`__IO uint32_t u32SADDR`  
SADDR register, used to save source address

`__IO uint16_t u16SOFF`  
SOFF register, offset bytes added to source address every transfer

`__IO uint16_t u16ATTR`  
ATTR register, source/destination transfer size and modulo

`__IO uint32_t u32NBYTES`  
Nbytes register, minor loop length in bytes

`__IO uint32_t u32SLAST`  
SLAST register, adjustment value added to the source address at the completion of the major loop

`__IO uint32_t u32DADDR`  
DADDR register, used for destination address

`__IO uint16_t u16DOFF`  
DOFF register, offset bytes added to destination address every transfer

`__IO uint16_t u16CITER`  
CITER register, current minor loop numbers, for unfinished minor loop.

`__IO uint32_t u32DLAST_SGA`  
DLASTSGA register, next tcd address used in scatter-gather mode

`__IO uint16_t u16CSR`  
CSR register, for TCD control status

`__IO uint16_t u16BITER`  
BITER register, begin minor loop count.

`struct _edma_config`  
*#include <fsl\_edma.h>* edma configuration structure  
This structure target for whole edma module configurations.

### Public Members

`bool bEnableContinuousLinkMode`  
Enable (true) continuous link mode. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself.

`bool bEnableHaltOnError`  
Enable (true) transfer halt on error. Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.

`bool bEnableDmaInDebugMode`  
Enable(true) eDMA debug mode. When in debug mode, the eDMA stalls the start of a new channel. Executing channels are allowed to complete.

`bool bEnableMinorLoopMapping`  
TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled

`edma_arbitration_type_t eArbitrationType`  
Enable (true) round robin channel arbitration method or fixed priority arbitration is used for channel selection

`edma_channel_Preemption_config_t sChannelPreemptionConfig[1]`  
channel preemption configuration

`edma_channel_transfer_config_t *psChannelTransferConfig[1]`  
channel transfer configuration pointer

`struct _edma_handle`  
*#include <fsl\_edma.h>* eDMA transfer handle structure

### Public Members

`edma_transfer_callback_t pfCallback`  
Callback function for major count exhausted.

`void *pUserData`  
Callback function parameter.

`DMA_Type *psBase`  
eDMA peripheral base address.

*edma\_channel\_tcd\_t* \*psTcdPool

Pointer to memory stored TCDs.

*edma\_channel\_t* eChannel

eDMA channel number.

volatile uint8\_t u8Header

The first TCD index. Should point to the next TCD to be loaded into the eDMA engine.

volatile uint8\_t u8Tail

The last TCD index. Should point to the next TCD to be stored into the memory pool.

volatile uint8\_t u8TcdUsed

The number of used TCD slots. Should reflect the number of TCDs can be used/loaded in the memory.

volatile uint8\_t u8TcdSize

The total number of TCD slots in the queue.

## 2.20 The Driver Change Log

### 2.21 EDMA Peripheral and Driver Overview

### 2.22 EQDC: Enhanced Quadrature Decoder Driver

void EQDC\_Init(EQDC\_Type \*base, const *eqdc\_config\_t* \*psConfig)

Initializes the EQDC module.

This function initializes the EQDC by enabling the IP bus clock (optional).

#### Parameters

- base – EQDC peripheral base address.
- psConfig – Pointer to configuration structure.

void EQDC\_GetDefaultConfig(*eqdc\_config\_t* \*psConfig)

Gets an available pre-defined configuration.

The default value are:

```
psConfig->bEnableReverseDirection      = false;
psConfig->bCountOnce                    = false;
psConfig->eOperateMode                  = kEQDC_QuadratureDecodeOperationMode;
psConfig->eCountMode                    = kEQDC_QuadratureX4;
psConfig->eHomeEnableInitPosCounterMode = kEQDC_HomeInitPosCounterDisabled;
psConfig->eIndexPresetInitPosCounterMode = kEQDC_IndexInitPosCounterDisabled;
psConfig->bEnableDma                    = false;
psConfig->bBufferedRegisterLoadMode     = false;
psConfig->bEnableTriggerInitPositionCounter = false;
psConfig->bEnableTriggerClearPositionRegisters = false;
psConfig->bEnableTriggerHoldPositionRegisters = false;
psConfig->bEnableWatchdog                = false;
psConfig->u16WatchdogTimeoutValue       = 0xFFFFU;
psConfig->bFilterPhaseA                  = 0U;
psConfig->bFilterPhaseB                  = 0U;
psConfig->bFilterIndPre                   = 0U;
psConfig->bFilterHomEna                  = 0U;
```

(continues on next page)

(continued from previous page)

```

psConfig->bFilterClockSourceselection      = false;
psConfig->eFilterSampleCount              = kEQDC_Filter3Samples;
psConfig->u8FilterSamplePeriod            = 0U;
psConfig->eOutputPulseMode                = kEQDC_OutputPulseOnCounterEqualCompare;
psConfig->u32PositionCompareValue[0]     = 0xFFFFFFFFU;
psConfig->u32PositionCompareValue[1]     = 0xFFFFFFFFU;
psConfig->u32PositionCompareValue[2]     = 0xFFFFFFFFU;
psConfig->u32PositionCompareValue[3]     = 0xFFFFFFFFU;
psConfig->eRevolutionCountCondition       = kEQDC_RevolutionCountOnIndexPulse;
psConfig->bEnableModuloCountMode          = false;
psConfig->u32PositionModulusValue         = 0U;
psConfig->u32PositionInitialValue        = 0U;
psConfig->u32PositionCounterValue        = 0U;
psConfig->bEnablePeriodMeasurement        = false;
psConfig->ePrescaler                      = kEQDC_Prescaler1;
psConfig->u16EnabledInterruptsMask       = 0U;

```

**Parameters**

- psConfig – Pointer to configuration structure.

```
void EQDC_Deinit(EQDC_Type *base)
```

De-initializes the EQDC module.

This function deinitializes the EQDC by disabling the IP bus clock (optional).

**Parameters**

- base – EQDC peripheral base address.

```
void EQDC_SetOperateMode(EQDC_Type *base, eqdc_operate_mode_t eOperateMode)
```

Initializes the mode of operation.

This function initializes mode of operation by enabling the IP bus clock (optional).

**Parameters**

- base – EQDC peripheral base address.
- eOperateMode – Select operation mode.

```
static inline void EQDC_SetCountMode(EQDC_Type *base, eqdc_count_mode_t eCountMode)
```

Initializes the mode of count.

These bits control the basic counting and behavior of Position Counter and Position Difference Counter. Setting CTRL[REV] to 1 can reverse the counting direction. 1.In quadrature Mode (CTRL[PH1] = 0): 00b - CM0: Normal/Reverse Quadrature X4 01b - CM1: Normal/Reverse Quadrature X2 10b - CM2: Normal/Reverse Quadrature X1 11b - CM3: Reserved 2.In Single Phase Mode (CTRL[PH1] = 1): 00b - CM0: UP/DOWN Pulse Count Mode 01b - CM1: Signed Mode, count PHASEA rising/falling edge, position counter counts up when PHASEB is low and counts down when PHASEB is high 10b - CM2: Signed Count Mode, count PHASEA rising edge only, position counter counts up when PHASEB is low and counts down when PHASEB is high 11b - CM3: Reserved

**Parameters**

- base – EQDC peripheral base address.
- eCountMode – Select count mode.

```
static inline void EQDC_EnableWatchdog(EQDC_Type *base, bool bEnable)
```

Enable watchdog for EQDC module.

**Parameters**

- base – EQDC peripheral base address

- bEnable – Enables or disables the watchdog

```
static inline void EQDC_SetWatchdogTimeout(EQDC_Type *base, uint16_t u16Timeout)
```

Set watchdog timeout value.

#### Parameters

- base – EQDC peripheral base address
- u16Timeout – Number of clock cycles, plus one clock cycle that the watchdog timer counts before timing out

```
static inline void EQDC_EnableDMA(EQDC_Type *base, bool bEnable)
```

Enable DMA for EQDC module.

#### Parameters

- base – EQDC peripheral base address
- bEnable – Enables or disables the DMA

```
static inline void EQDC_SetBufferedRegisterLoadUpdateMode(EQDC_Type *base)
```

Set Buffered Register Load (Update) Mode.

This bit selects the loading time point of the buffered compare registers UCOMPx/LCOMPx, x=0~3, initial register (UNIT/LINIT), and modulus register (UMOD/LMOD). Buffered registers are loaded and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address

```
static inline void EQDC_ClearBufferedRegisterLoadUpdateMode(EQDC_Type *base)
```

Clear Buffered Register Load (Update) Mode.

Buffered Register Load (Update) Mode bit selects the loading time point of the buffered compare registers UCOMPx/LCOMPx, x=0~3, initial register (UNIT/LINIT), and modulus register (UMOD/LMOD). Buffered registers are loaded and take effect immediately upon CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address

```
static inline void EQDC_SetEqdcLdok(EQDC_Type *base)
```

Set load okay.

Load okay enables that the outer-set values of buffered compare registers (UCOMPx/LCOMPx, x=0~3), initial register(UNIT/LINIT) and modulus register(UMOD/LMOD) can be loaded into their inner-sets and take effect. When LDOK is set, this loading action occurs at the next position counter roll-over or roll-under if CTRL2[LDMOD] is set, or it occurs immediately if CTRL2[LDMOD] is cleared. LDOK is automatically cleared after the values in outer-set is loaded into the inner-set.

#### Parameters

- base – EQDC peripheral base address.

```
static inline uint8_t EQDC_GetEqdcLdok(EQDC_Type *base)
```

Get load okay.

#### Parameters

- base – EQDC peripheral base address.

```
static inline void EQDC_ClearEqdcLdok(EQDC_Type *base)
```

Clear load okay.

#### Parameters

- base – EQDC peripheral base address.

static inline uint32\_t EQDC\_GetStatusFlags(EQDC\_Type \*base)

Get the status flags.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Logical OR'ed value of the status flags, `_eqdc_status_flags`.

static inline void EQDC\_ClearStatusFlags(EQDC\_Type \*base, uint32\_t u32Flags)

Clear the status flags.

**Parameters**

- base – EQDC peripheral base address.
- u32Flags – Logical OR'ed value of the flags to clear, `_eqdc_status_flags`.

static inline uint16\_t EQDC\_GetSignalStatusFlags(EQDC\_Type \*base)

Get the signals' real-time status.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Logical OR'ed value of the real-time signal status, `_eqdc_signal_status`.

static inline *eqdc\_count\_direction\_flag\_t* EQDC\_GetLastCountDirection(EQDC\_Type \*base)

Get the direction of the last count.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Direction of the last count.

static inline void EQDC\_EnableInterrupts(EQDC\_Type \*base, uint32\_t u32Interrupts)

Enable the interrupts.

**Parameters**

- base – EQDC peripheral base address.
- u32Interrupts – Logical OR'ed value of the interrupts, `_eqdc_interrupt_enable`.

static inline void EQDC\_DisableInterrupts(EQDC\_Type \*base, uint32\_t u32Interrupts)

Disable the interrupts.

**Parameters**

- base – EQDC peripheral base address.
- u32Interrupts – Logical OR'ed value of the interrupts, `_eqdc_interrupt_enable`.

static inline void EQDC\_DoSoftwareLoadInitialPositionValue(EQDC\_Type \*base)

Load the initial position value to position counter.

Software trigger to load the initial position value (UNIT and LINIT) contents to position counter (UPOS and LPOS), so that to provide the consistent operation the position counter registers.

**Parameters**

- base – EQDC peripheral base address.

```
static inline void EQDC_SetInitialPositionValue(EQDC_Type *base, uint32_t
                                               u32PositionInitValue)
```

Set initial position value for EQDC module.

Set the position counter initial value (UNIT, LINIT). After writing values to the UNIT and LINIT registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.
- If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address
- u32PositionInitValue – Position initial value

```
static inline void EQDC_SetPositionCounterValue(EQDC_Type *base, uint32_t
                                               u32PositionCounterValue)
```

Set position counter value.

Set the position counter value (POS or UPOS, LPOS).

#### Parameters

- base – EQDC peripheral base address
- u32PositionCounterValue – Position counter value

```
static inline void EQDC_SetPositionModulusValue(EQDC_Type *base, uint32_t
                                               u32PositionModulusValue)
```

Set position counter modulus value.

Set the position counter modulus value (UMOD, LMOD). After writing values to the UMOD and LMOD registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.
- If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address
- u32PositionModulusValue – Position modulus value

```
static inline void EQDC_SetPositionCompare0Value(EQDC_Type *base, uint32_t
                                               u32PositionComp0Value)
```

Set position counter compare 0 value.

Set the position counter compare 0 value (UCOMP0, LCOMP0). After writing values to the UCOMP0 and LCOMP0 registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.

- b. If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address
- u32PositionComp0Value – Position modulus value

```
static inline void EQDC_SetPositionCompare1Value(EQDC_Type *base, uint32_t
                                                u32PositionComp1Value)
```

Set position counter compare 1 value.

Set the position counter compare 1 value (UCOMP1, LCOMP1). After writing values to the UCOMP1 and LCOMP1 registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.
- If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address
- u32PositionComp1Value – Position modulus value

```
static inline void EQDC_SetPositionCompare2Value(EQDC_Type *base, uint32_t
                                                u32PositionComp2Value)
```

Set position counter compare 2 value.

Set the position counter compare 2 value (UCOMP2, LCOMP2). After writing values to the UCOMP2 and LCOMP2 registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.
- If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

#### Parameters

- base – EQDC peripheral base address
- u32PositionComp2Value – Position modulus value

```
static inline void EQDC_SetPositionCompare3Value(EQDC_Type *base, uint32_t
                                                u32PositionComp3Value)
```

Set position counter compare 3 value.

Set the position counter compare 3 value (UCOMP3, LCOMP3). After writing values to the UCOMP3 and LCOMP3 registers, the values are “buffered” into outer-set registers temporarily. Values will be loaded into inner-set registers and take effect using the following two methods:

- If CTRL2[LDMODE] is 1, “buffered” values are loaded into inner-set and take effect at the next roll-over or roll-under if CTRL[LDOK] is set.
- If CTRL2[LDMODE] is 0, “buffered” values are loaded into inner-set and take effect immediately when CTRL[LDOK] is set.

**Parameters**

- base – EQDC peripheral base address
- u32PositionComp3Value – Position modulus value

```
static inline uint32_t EQDC_GetPosition(EQDC_Type *base)
```

Get the current position counter's value.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Current position counter's value.

```
static inline uint32_t EQDC_GetHoldPosition(EQDC_Type *base)
```

Get the hold position counter's value.

The position counter (POS or UPOS, LPOS) value is loaded to hold position (POSH or UPOSH, LPOSH) when:

- a. Position register (POS or UPOS, LPOS), or position difference register (POSD), or revolution register (REV) is read.
- b. TRIGGER happens and TRIGGER is enabled to update the hold registers.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Hold position counter's value.

```
static inline uint32_t EQDC_GetHoldPosition1(EQDC_Type *base)
```

Get the hold position counter1's value.

The Upper Position Counter Hold Register 1(UPOSH1) shares the same address with UCOMP1. When read, this register means the value of UPOSH1, which is the upper 16 bits of POSH1. The Lower Position Counter Hold Register 1(LPOSH1) shares the same address with LCOMP1. When read, this register means the value of LPOSH1, which is the lower 16 bits of POSH1. Position counter is captured into POSH1 on the rising edge of ICAP[1].

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Hold position counter1's value.

```
static inline uint32_t EQDC_GetHoldPosition2(EQDC_Type *base)
```

Get the hold position counter2's value.

The Upper Position Counter Hold Register 2(UPOSH2) shares the same address with UCOMP2. When read, this register means the value of UPOSH2, which is the upper 16 bits of POSH2. The Lower Position Counter Hold Register 2(LPOSH2) shares the same address with LCOMP2. When read, this register means the value of LPOSH2, which is the lower 16 bits of POSH2. Position counter is captured into POSH2 on the rising edge of ICAP[2].

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Hold position counter2's value.

```
static inline uint32_t EQDC_GetHoldPosition3(EQDC_Type *base)
```

Get the hold position counter3's value.

The Upper Position Counter Hold Register 3(UPOSH3) shares the same address with UCOMP3. When read, this register means the value of UPOSH3, which is the upper 16 bits of POSH3. The Lower Position Counter Hold Register 3(LPOSH3) shares the same address with LCOMP3. When read, this register means the value of LPOSH3, which is the lower 16 bits of POSH3. Position counter is captured into POSH3 on the rising edge of ICAP[3].

#### Parameters

- base – EQDC peripheral base address.

#### Returns

Hold position counter3's value.

```
static inline uint16_t EQDC_GetPositionDifference(EQDC_Type *base)
```

Get the position difference counter's value.

#### Parameters

- base – EQDC peripheral base address.

#### Returns

The position difference counter's value.

```
static inline uint16_t EQDC_GetHoldPositionDifference(EQDC_Type *base)
```

Get the hold position difference counter's value.

The position difference (POSD) value is loaded to hold position difference (POSDH) when:

- Position register (POS or UPOS, LPOS), or position difference register (POSD), or revolution register (REV) is read. When Period Measurement is enabled (CTRL3[PMEN] = 1), POSDH will only be updated when reading POSD.
- TRIGGER happens and TRIGGER is enabled to update the hold registers.

#### Parameters

- base – EQDC peripheral base address.

#### Returns

Hold position difference counter's value.

```
static inline uint16_t EQDC_GetRevolution(EQDC_Type *base)
```

Get the revolution counter's value.

Get the revolution counter (REV) value.

#### Parameters

- base – EQDC peripheral base address.

#### Returns

The revolution counter's value.

```
static inline uint16_t EQDC_GetHoldRevolution(EQDC_Type *base)
```

Get the hold revolution counter's value.

The revolution counter (REV) value is loaded to hold revolution (REXH) when:

- Position register (POS or UPOS, LPOS), or position difference register (POSD), or revolution register (REV) is read.
- TRIGGER happens and TRIGGER is enabled to update the hold registers.

#### Parameters

- base – EQDC peripheral base address.

**Returns**

Hold position revolution counter's value.

```
static inline uint16_t EQDC_GetLastEdgeTime(EQDC_Type *base)
```

Get the last edge time.

Last edge time (LASTEDGE) is the time since the last edge occurred on PHASEA or PHASEB. The last edge time register counts up using the peripheral clock after prescaler. Any edge on PHASEA or PHASEB will reset this register to 0 and start counting. If the last edge timer count reaches 0xffff, the counting will stop in order to prevent an overflow. Counting will continue when an edge occurs on PHASEA or PHASEB.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

The last edge time.

```
static inline uint16_t EQDC_GetHoldLastEdgeTime(EQDC_Type *base)
```

Get the hold last edge time.

The hold of last edge time (LASTEDGEH) is update to last edge time (LASTEDGE) when the position difference register register (POSD) is read.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

Hold of last edge time.

```
static inline uint16_t EQDC_GetPositionDifferencePeriod(EQDC_Type *base)
```

Get the Position Difference Period counter value.

The Position Difference Period counter (POSDPER) counts up using the prescaled peripheral clock. When reading the position difference register (POSD), the last edge time (LASTEDGE) will be loaded to position difference period counter (POSDPER). If the POSDPER count reaches 0xffff, the counting will stop in order to prevent an overflow. Counting will continue when an edge occurs on PHASEA or PHASEB.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

The position difference period counter value.

```
static inline uint16_t EQDC_GetBufferedPositionDifferencePeriod(EQDC_Type *base)
```

Get buffered Position Difference Period counter value.

The Bufferd Position Difference Period (POSDPERBFR) value is updated with the position difference period counter (POSDPER) when any edge occurs on PHASEA or PHASEB.

**Parameters**

- base – EQDC peripheral base address.

**Returns**

The buffered position difference period counter value.

```
static inline uint16_t EQDC_GetHoldPositionDifferencePeriod(EQDC_Type *base)
```

Get Hold Position Difference Period counter value.

The hold position difference period (POSDPERH) is updated with the value of buffered position difference period (POSDPERBFR) when the position difference (POSD) register is read.

**Parameters**

- base – EQDC peripheral base address.

### Returns

The hold position difference period counter value.

FSL\_EQDC\_DRIVER\_VERSION

EQDC driver version.

enum\_eqdc\_status\_flags

EQDC status flags, these flags indicate the counter's events. .

*Values:*

enumerator kEQDC\_HomeEnableTransitionFlag

HOME/ENABLE signal transition occurred.

enumerator kEQDC\_IndexPresetPulseFlag

INDEX/PRESET pulse occurred.

enumerator kEQDC\_WatchdogTimeoutFlag

Watchdog timeout occurred.

enumerator kEQDC\_SimultPhaseChangeFlag

Simultaneous change of PHASEA and PHASEB occurred.

enumerator kEQDC\_CountDirectionChangeFlag

Count direction change interrupt enable.

enumerator kEQDC\_PositionRollOverFlag

Position counter rolls over from 0xFFFFFFFF to 0, or from MOD value to INIT value.

enumerator kEQDC\_PositionRollUnderFlag

Position register roll under from 0 to 0xFFFFFFFF, or from INIT value to MOD value.

enumerator kEQDC\_PositionCompare0Flag

Position counter match the COMP0 value.

enumerator kEQDC\_PositionCompare1Flag

Position counter match the COMP1 value.

enumerator kEQDC\_PositionCompare2Flag

Position counter match the COMP2 value.

enumerator kEQDC\_PositionCompare3Flag

Position counter match the COMP3 value.

enumerator kEQDC\_StatusAllFlags

enum\_eqdc\_signal\_status

Signal status, these flags indicate the raw and filtered input signal status. .

*Values:*

enumerator kEQDC\_SignalStatusRawHomeEnable

Raw HOME/ENABLE input.

enumerator kEQDC\_SignalStatusRawIndexPreset

Raw INDEX/PRESET input.

enumerator kEQDC\_SignalStatusRawPhaseB

Raw PHASEB input.

enumerator kEQDC\_SignalStatusRawPhaseA

Raw PHASEA input.

enumerator kEQDC\_SignalStatusFilteredHomeEnable  
The filtered HOME/ENABLE input.

enumerator kEQDC\_SignalStatusFilteredIndexPreset  
The filtered INDEX/PRESET input.

enumerator kEQDC\_SignalStatusFilteredPhaseB  
The filtered PHASEB input.

enumerator kEQDC\_SignalStatusFilteredPhaseA  
The filtered PHASEA input.

enumerator kEQDC\_SignalStatusPositionCompare0Flag  
Position Compare 0 Flag Output.

enumerator kEQDC\_SignalStatusPositionCompare1Flag  
Position Compare 1 Flag Output.

enumerator kEQDC\_SignalStatusPositionCompare2Flag  
Position Compare 2 Flag Output.

enumerator kEQDC\_SignalStatusPositionCompare3Flag  
Position Compare 3 Flag Output.

enumerator kEQDC\_SignalStatusCountDirectionFlagHold  
Count Direction Flag Hold.

enumerator kEQDC\_SignalStatusCountDirectionFlag  
Count Direction Flag Output.

enumerator kEQDC\_SignalStatusAllFlags

enum \_eqdc\_interrupt\_enable  
Interrupt enable/disable mask. .

*Values:*

enumerator kEQDC\_HomeEnableTransitionInterruptEnable  
HOME/ENABLE signal transition interrupt enable.

enumerator kEQDC\_IndexPresetPulseInterruptEnable  
INDEX/PRESET pulse interrupt enable.

enumerator kEQDC\_WatchdogTimeoutInterruptEnable  
Watchdog timeout interrupt enable.

enumerator kEQDC\_SimultPhaseChangeInterruptEnable  
Simultaneous PHASEA and PHASEB change interrupt enable.

enumerator kEQDC\_PositionRollOverInterruptEnable  
Roll-over interrupt enable.

enumerator kEQDC\_PositionRollUnderInterruptEnable  
Roll-under interrupt enable.

enumerator kEQDC\_PositionCompare0InerruptEnable  
Position compare 0 interrupt enable.

enumerator kEQDC\_PositionCompare1InerruptEnable  
Position compare 1 interrupt enable.

enumerator kEQDC\_PositionCompare2InerruptEnable  
Position compare 2 interrupt enable.

enumerator kEQDC\_PositionCompare3InterruptEnable

Position compare 3 interrupt enable.

enumerator kEQDC\_AllInterruptEnable

enum \_eqdc\_home\_enable\_init\_pos\_counter\_mode

Define HOME/ENABLE signal's trigger mode.

*Values:*

enumerator kEQDC\_HomeInitPosCounterDisabled

Don't use HOME/ENABLE signal to initialize the position counter.

enumerator kEQDC\_HomeInitPosCounterOnRisingEdge

Use positive going edge to trigger initialization of position counters.

enumerator kEQDC\_HomeInitPosCounterOnFallingEdge

Use negative going edge to trigger initialization of position counters.

enum \_eqdc\_index\_preset\_init\_pos\_counter\_mode

Define INDEX/PRESET signal's trigger mode.

*Values:*

enumerator kEQDC\_IndexInitPosCounterDisabled

INDEX/PRESET pulse does not initialize the position counter.

enumerator kEQDC\_IndexInitPosCounterOnRisingEdge

Use INDEX/PRESET pulse rising edge to initialize position counter.

enumerator kEQDC\_IndexInitPosCounterOnFallingEdge

Use INDEX/PRESET pulse falling edge to initialize position counter.

enum \_eqdc\_operate\_mode

Define type for decoder operation mode.

The Quadrature Decoder operates in following 4 operation modes: 1.Quadrature Decode(QDC) Operation Mode (CTRL[PH1] = 0,CTRL2[OPMODE] = 0) In QDC operation mode, Module uses PHASEA, PHASEB, INDEX, HOME, TRIGGER and ICAP[3:1] to decode the PHASEA and PHASEB signals from Speed/Position sensor. 2.Quadrature Count(QCT) Operation Mode (CTRL[PH1] = 0,CTRL2[OPMODE] = 1) In QCT operation mode, Module uses PHASEA, PHASEB, PRESET, ENABLE, TRIGGER and ICAP[3:1] to count the PHASEA and PHASEB signals from Speed/Position sensor. 3.Single Phase Decode(PH1DC) Operation Mode (CTRL[PH1] = 1,CTRL2[OPMODE] = 0) In PH1DC operation mode, the module uses PHASEA, PHASEB, INDEX, HOME, TRIGGER and ICAP[3:1] to decode the PHASEA and PHASEB signals from Speed/Position sensor. 4.Single Phase Count(PH1CT) Operation Mode (CTRL[PH1] = 1,CTRL2[OPMODE] = 1) In PH1CT operation mode, the module uses PHASEA, PHASEB, PRESET, ENABLE, TRIGGER and ICAP[3:1] to count the PHASEA and PHASEB signals from Speed/Position sensor.

*Values:*

enumerator kEQDC\_QuadratureDecodeOperationMode

Use standard quadrature decoder with PHASEA/PHASEB, INDEX/HOME.

enumerator kEQDC\_QuadratureCountOperationMode

Use quadrature count operation mode with PHASEA/PHASEB, PRESET/ENABLE.

enumerator kEQDC\_SinglePhaseDecodeOperationMode

Use single phase quadrature decoder with PHASEA/PHASEB, INDEX/HOME.

enumerator kEQDC\_SinglePhaseCountOperationMode

Use single phase count decoder with PHASEA/PHASEB, PRESET/ENABLE.

enum `_eqdc_count_mode`

Define type for decoder count mode.

In decode mode, it uses the standard quadrature decoder with PHASEA and PHASEB, PHASEA = 0 and PHASEB = 0 mean reverse direction.

- If PHASEA leads PHASEB, then motion is in the positive direction.
- If PHASEA trails PHASEB, then motion is in the negative direction. In single phase mode, there are three count modes:
- In Signed Count mode (Single Edge). Both position counter (POS) and position difference counter (POSD) count on the input PHASEA rising edge while the input PHASEB provides the selected position counter direction (up/down). If CTRL[REV] is 1, then the position counter will count in the opposite direction.
- In Signed Count mode (double edge), both position counter (POS) and position difference counter (POSD) count the input PHASEA on both rising edge and falling edge while the input PHASEB provides the selected position counter direction (up/down).
- In UP/DOWN Pulse Count mode. Both position counter (POS) and position difference counter (POSD) count in the up direction when input PHASEA rising edge occurs. Both counters count in the down direction when input PHASEB rising edge occurs. If CTRL[REV] is 1, then the position counter will count in the opposite direction.

*Values:*

enumerator `kEQDC_QuadratureX4`

Active on `kEQDC_QuadratureDecodeOperationMode/kEQDC_QuadratureCountOperationMode`.

enumerator `kEQDC_QuadratureX2`

Active on `kEQDC_QuadratureDecodeOperationMode/kEQDC_QuadratureCountOperationMode`.

enumerator `kEQDC_QuadratureX1`

Active on `kEQDC_QuadratureDecodeOperationMode/kEQDC_QuadratureCountOperationMode`.

enumerator `kEQDC_UpDownPulseCount`

Active on `kEQDC_SinglePhaseDecodeOperationMode/kEQDC_SinglePhaseCountOperationMode`.

enumerator `kEQDC_SignedCountDoubleEdge`

Active on `kEQDC_SinglePhaseDecodeOperationMode/kEQDC_SinglePhaseCountOperationMode`.

enumerator `kEQDC_SignedCountSingleEdge`

Active on `kEQDC_SinglePhaseDecodeOperationMode/kEQDC_SinglePhaseCountOperationMode`.

enum `_eqdc_output_pulse_mode`

Define type for the condition of POSMATCH pulses.

*Values:*

enumerator `kEQDC_OutputPulseOnCounterEqualCompare`

POSMATCH pulses when a match occurs between the position counters (POS) and the compare value (UCOMPx/LCOMPx)(x range is 0-3).

enumerator `kEQDC_OutputPulseOnReadingPositionCounter`

POSMATCH pulses when reading position counter(POS and LPOS), revolution counter(REV), position difference counter(POSD).

enum `_eqdc_revolution_count_condition`

Define type for determining how the revolution counter (REV) is incremented/decremented.

*Values:*

enumerator kEQDC\_RevolutionCountOnIndexPulse

Use INDEX pulse to increment/decrement revolution counter.

enumerator kEQDC\_RevolutionCountOnRollOverModulus

Use modulus counting roll-over/under to increment/decrement revolution counter.

enum \_eqdc\_filter\_sample\_count

Input Filter Sample Count.

The Input Filter Sample Count represents the number of consecutive samples that must agree, before the input filter accepts an input transition

*Values:*

enumerator kEQDC\_Filter3Samples

3 samples.

enumerator kEQDC\_Filter4Samples

4 samples.

enumerator kEQDC\_Filter5Samples

5 samples.

enumerator kEQDC\_Filter6Samples

6 samples.

enumerator kEQDC\_Filter7Samples

7 samples.

enumerator kEQDC\_Filter8Samples

8 samples.

enumerator kEQDC\_Filter9Samples

9 samples.

enumerator kEQDC\_Filter10Samples

10 samples.

enum \_eqdc\_count\_direction\_flag

Count direction.

*Values:*

enumerator kEQDC\_CountDirectionDown

Last count was in down direction.

enumerator kEQDC\_CountDirectionUp

Last count was in up direction.

enum \_eqdc\_prescaler

Prescaler used by Last Edge Time (LASTEDGE) and Position Difference Period Counter (POSDPER).

*Values:*

enumerator kEQDC\_Prescaler1

Prescaler value 1.

enumerator kEQDC\_Prescaler2

Prescaler value 2.

enumerator kEQDC\_Prescaler4

Prescaler value 4.

enumerator `kEQDC_Prescaler8`  
Prescaler value 8.

enumerator `kEQDC_Prescaler16`  
Prescaler value 16.

enumerator `kEQDC_Prescaler32`  
Prescaler value 32.

enumerator `kEQDC_Prescaler64`  
Prescaler value 64.

enumerator `kEQDC_Prescaler128`  
Prescaler value 128.

enumerator `kEQDC_Prescaler256`  
Prescaler value 256.

enumerator `kEQDC_Prescaler512`  
Prescaler value 512.

enumerator `kEQDC_Prescaler1024`  
Prescaler value 1024.

enumerator `kEQDC_Prescaler2048`  
Prescaler value 2048.

enumerator `kEQDC_Prescaler4096`  
Prescaler value 4096.

enumerator `kEQDC_Prescaler8192`  
Prescaler value 8192.

enumerator `kEQDC_Prescaler16384`  
Prescaler value 16384.

enumerator `kEQDC_Prescaler32768`  
Prescaler value 32768.

`typedef enum _eqdc_home_enable_init_pos_counter_mode`  
`eqdc_home_enable_init_pos_counter_mode_t`

Define HOME/ENABLE signal's trigger mode.

`typedef enum _eqdc_index_preset_init_pos_counter_mode`  
`eqdc_index_preset_init_pos_counter_mode_t`

Define INDEX/PRESET signal's trigger mode.

`typedef enum _eqdc_operate_mode` `eqdc_operate_mode_t`

Define type for decoder operation mode.

The Quadrature Decoder operates in following 4 operation modes: 1.Quadrature Decode(QDC) Operation Mode (`CTRL[PH1] = 0,CTRL2[OPMODE] = 0`) In QDC operation mode, Module uses PHASEA, PHASEB, INDEX, HOME, TRIGGER and ICAP[3:1] to decode the PHASEA and PHASEB signals from Speed/Position sensor. 2.Quadrature Count(QCT) Operation Mode (`CTRL[PH1] = 0,CTRL2[OPMODE] = 1`) In QCT operation mode, Module uses PHASEA, PHASEB, PRESET, ENABLE, TRIGGER and ICAP[3:1] to count the PHASEA and PHASEB signals from Speed/Position sensor. 3.Single Phase Decode(PH1DC) Operation Mode (`CTRL[PH1] = 1,CTRL2[OPMODE] = 0`) In PH1DC operation mode, the module uses PHASEA, PHASEB, INDEX, HOME, TRIGGER and ICAP[3:1] to decode the PHASEA and PHASEB signals from Speed/Position sensor. 4.Single Phase Count(PH1CT) Operation Mode (`CTRL[PH1] = 1,CTRL2[OPMODE] = 1`) In PH1CT operation mode, the module uses PHASEA, PHASEB, PRESET, ENABLE, TRIGGER and ICAP[3:1] to count the PHASEA and PHASEB signals from Speed/Position sensor.

```
typedef enum _eqdc_count_mode eqdc_count_mode_t
```

Define type for decoder count mode.

In decode mode, it uses the standard quadrature decoder with PHASEA and PHASEB, PHASEA = 0 and PHASEB = 0 mean reverse direction.

- If PHASEA leads PHASEB, then motion is in the positive direction.
- If PHASEA trails PHASEB, then motion is in the negative direction. In single phase mode, there are three count modes:
- In Signed Count mode (Single Edge). Both position counter (POS) and position difference counter (POSD) count on the input PHASEA rising edge while the input PHASEB provides the selected position counter direction (up/down). If CTRL[REV] is 1, then the position counter will count in the opposite direction.
- In Signed Count mode (double edge), both position counter (POS) and position difference counter (POSD) count the input PHASEA on both rising edge and falling edge while the input PHASEB provides the selected position counter direction (up/down).
- In UP/DOWN Pulse Count mode. Both position counter (POS) and position difference counter (POSD) count in the up direction when input PHASEA rising edge occurs. Both counters count in the down direction when input PHASEB rising edge occurs. If CTRL[REV] is 1, then the position counter will count in the opposite direction.

```
typedef enum _eqdc_output_pulse_mode eqdc_output_pulse_mode_t
```

Define type for the condition of POSMATCH pulses.

```
typedef enum _eqdc_revolution_count_condition eqdc_revolution_count_condition_t
```

Define type for determining how the revolution counter (REV) is incremented/decremented.

```
typedef enum _eqdc_filter_sample_count eqdc_filter_sample_count_t
```

Input Filter Sample Count.

The Input Filter Sample Count represents the number of consecutive samples that must agree, before the input filter accepts an input transition

```
typedef enum _eqdc_count_direction_flag eqdc_count_direction_flag_t
```

Count direction.

```
typedef enum _eqdc_prescaler eqdc_prescaler_t
```

Prescaler used by Last Edge Time (LASTEDGE) and Position Difference Period Counter (POSDPER).

```
typedef struct _eqdc_config eqdc_config_t
```

Define user configuration structure for EQDC module.

```
EQDC_CTRL_W1C_FLAGS
```

W1C bits in EQDC CTRL registers.

```
EQDC_INTCTRL_W1C_FLAGS
```

W1C bits in EQDC INTCTRL registers.

```
EQDC_CTRL_INT_EN
```

Interrupt enable bits in EQDC CTRL registers.

```
EQDC_INTCTRL_INT_EN
```

Interrupt enable bits in EQDC INTCTRL registers.

```
EQDC_CTRL_INT_FLAGS
```

Interrupt flag bits in EQDC CTRL registers.

EQDC\_INTCTRL\_INT\_FLAGS

Interrupt flag bits in EQDC INTCTRL registers.

struct `_eqdc_config`

`#include <fsl_eqdc.h>` Define user configuration structure for EQDC module.

### Public Members

bool `bEnableReverseDirection`

Enable reverse direction counting.

bool `bCountOnce`

Selects modulo loop or one shot counting mode.

bool `bEnableDma`

Enable DMA for new written buffer values of COMPx/INIT/MOD(x range is 0-3)

bool `bBufferedRegisterLoadMode`

selects the loading time point of the buffered compare registers UCOMPx/LCOMPx, x=0~3, initial register (UINIT/LINIT), and modulus register (UMOD/LMOD).

bool `bEnableTriggerInitPositionCounter`

Initialize position counter with initial register(UINIT, LINIT) value on TRIGGER's rising edge.

bool `bEnableTriggerClearPositionRegisters`

Clear position counter(POS), revolution counter(REV), position difference counter (POSD) on TRIGGER's rising edge.

bool `bEnableTriggerHoldPositionRegisters`

Load position counter(POS), revolution counter(REV), position difference counter (POSD) values to hold registers on TRIGGER's rising edge.

bool `bFilterPhaseA`

Filter operation on PHASEA input, when write 1, it means filter for PHASEA input is bypassed.

bool `bFilterPhaseB`

Filter operation on PHASEB input, when write 1, it means filter for PHASEB input is bypassed.

bool `bFilterIndPre`

Filter operation on INDEX/PRESET input, when write 1, it means filter for INDEX/PRESET input is bypassed.

bool `bFilterHomEna`

Filter operation on HOME/ENABLE input, when write 1, it means filter for HOME/ENABLE input is bypassed.

bool `bEnableWatchdog`

Enable the watchdog to detect if the target is moving or not.

uint16\_t `u16WatchdogTimeoutValue`

Watchdog timeout count value. It stores the timeout count for the quadrature decoder module watchdog timer.

`eqdc_prescaler_t` `ePrescaler`

Prescaler.

bool `bFilterClockSourceselection`

Filter Clock Source selection.

*eqdc\_filter\_sample\_count\_t* eFilterSampleCount

Input Filter Sample Count. This value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The value represent the number of consecutive samples that must agree prior to the input filter accepting an input transition.

*uint8\_t* u8FilterSamplePeriod

Input Filter Sample Period. This value should be set such that the sampling period is larger than the period of the expected noise. This value represents the sampling period (in IPBus clock cycles) of the decoder input signals. The available range is 0 - 255.

*eqdc\_operate\_mode\_t* eOperateMode

Selects operation mode.

*eqdc\_count\_mode\_t* eCountMode

Selects count mode.

*eqdc\_home\_enable\_init\_pos\_counter\_mode\_t* eHomeEnableInitPosCounterMode

Select how HOME/Enable signal used to initialize position counters.

*eqdc\_index\_preset\_init\_pos\_counter\_mode\_t* eIndexPresetInitPosCounterMode

Select how INDEX/Preset signal used to initialize position counters.

*eqdc\_output\_pulse\_mode\_t* eOutputPulseMode

The condition of POSMATCH pulses.

*uint32\_t* u32PositionCompareValue[4]

Position compare 0 ~ 3 value. The available value is a 32-bit number.

*eqdc\_revolution\_count\_condition\_t* eRevolutionCountCondition

Revolution Counter Modulus Enable.

*bool* bEnableModuloCountMode

Enable Modulo Counting.

*uint32\_t* u32PositionModulusValue

Position modulus value. Only used when *bEnableModuloCountMode* is true. The available value is a 32-bit number.

*uint32\_t* u32PositionInitialValue

Position initial value. The available value is a 32-bit number.

*uint32\_t* u32PositionCounterValue

Position counter value. When Modulo mode enabled, the *u32PositionCounterValue* should be in the range of *u32PositionInitialValue* and *u32PositionModulusValue*.

*bool* bEnablePeriodMeasurement

Enable period measurement. When enabled, the position difference hold register (POSDH) is only updated when position difference register (POSD) is read.

*uint16\_t* u16EnabledInterruptsMask

Mask of interrupts to be enabled, should be OR'ed value of *\_eqdc\_interrupt\_enable*.

## 2.23 EQDC Peripheral and Driver Overview

### 2.24 EVTG: Event Generator Driver

```
void EVTG_Init(EVTG_Type *base, evtg_index_t eEvtgIndex, evtg_config_t *psConfig)
```

Initialize EVTG with a user configuration structure.

#### Parameters

- base – EVTG base address.
- eEvtgIndex – EVTG instance index.
- psConfig – EVTG initial configuration structure pointer.

```
static inline void EVTG_GetDefaultConfig(evtg_config_t *psConfig, evtg_flipflop_mode_t  
                                         eFlipflopMode)
```

Loads default values to the EVTG configuration structure.

The purpose of this API is to initialize the configuration structure to default value for EVTG\_Init() to use. The Flip-Flop can be configured as Bypass mode, RS trigger mode, T-FF mode, D-FF mode, JK-FF mode, Latch mode. Please check RM INTC chapter for more details.

#### Parameters

- psConfig – EVTG initial configuration structure pointer.
- eFlipflopMode – EVTG flip flop mode. see @ ref \_evtg\_flipflop\_mode

```
static inline void EVTG_ForceFlipflopInitOutput(EVTG_Type *base, evtg_index_t eEvtgIndex,  
                                                evtg_flipflop_init_output_t  
                                                eFlipflopInitOutputValue)
```

Force Flip-flop initial output value to be presented on flip-flop positive output.

#### Parameters

- base – EVTG base address.
- eEvtgIndex – EVTG instance index.
- eFlipflopInitOutputValue – EVTG flip-flop initial output control. see evtg\_flipflop\_init\_output\_t

```
static inline void EVTG_SetProductTermInput(EVTG_Type *base, evtg_index_t eEvtgIndex,  
                                             evtg_aoi_index_t eAOIIndex,  
                                             evtg_aoi_product_term_t eProductTerm,  
                                             evtg_input_index_t eInputIndex,  
                                             evtg_aoi_input_config_t eInput)
```

Configure each input value of AOI product term. Each selected input term in each product term can be configured to produce a logical 0 or 1 or pass the true or complement of the selected event input. Adapt to some simple aoI expressions.

#### Parameters

- base – EVTG base address.
- eEvtgIndex – EVTG instance index.
- eAOIIndex – EVTG AOI index. see enum ref evtg\_aoi\_index\_t
- eProductTerm – EVTG product term index.
- eInputIndex – EVTG input index.
- eInput – EVTG input configuration with enum evtg\_aoi\_input\_config\_t.

```
void EVTG_ConfigAOIProductTerm(EVTG_Type *base, evtg_index_t eEvtgIndex, evtg_aoi_index_t  
                               eAOIIndex, evtg_aoi_product_term_t eProductTerm,  
                               evtg_aoi_product_term_config_t *psProductTermConfig)
```

Configure AOI product term by initializing the product term configuration structure.

#### Parameters

- base – EVTG base address.
- eEvtgIndex – EVTG instance index.
- eAOIIndex – EVTG AOI index. see enum evtg\_aoi\_index\_t
- eProductTerm – EVTG AOI product term index.
- psProductTermConfig – Pointer to EVTG product term configuration structure. see ref \_evtg\_aoi\_product\_term\_config

FSL\_EVTG\_DRIVER\_VERSION

EVTG driver version.

enum \_evtg\_index

EVTG instance index.

*Values:*

enumerator kEVTG\_Index0  
EVTG instance index 0.

enumerator kEVTG\_Index1  
EVTG instance index 1.

enumerator kEVTG\_Index2  
EVTG instance index 2.

enumerator kEVTG\_Index3  
EVTG instance index 3.

enum \_evtg\_input\_index

EVTG input index.

*Values:*

enumerator kEVTG\_InputA  
EVTG input A.

enumerator kEVTG\_InputB  
EVTG input B.

enumerator kEVTG\_InputC  
EVTG input C.

enumerator kEVTG\_InputD  
EVTG input D.

enum \_evtg\_aoi\_index

EVTG AOI index.

*Values:*

enumerator kEVTG\_AOI0  
EVTG AOI index 0.

enumerator kEVTG\_AOI1  
EVTG AOI index 1.

enum \_evtg\_aoi\_product\_term

EVTG AOI product term index.

*Values:*

enumerator kEVTG\_ProductTerm0  
EVTG AOI product term index 0.

enumerator kEVTG\_ProductTerm1  
EVTG AOI product term index 1.

enumerator kEVTG\_ProductTerm2  
EVTG AOI product term index 2.

enumerator kEVTG\_ProductTerm3  
EVTG AOI product term index 3.

enum \_evtg\_aoi\_input\_config  
EVTG input configuration.

*Values:*

enumerator kEVTG\_Input\_LogicZero  
Force input in product term to a logical zero.

enumerator kEVTG\_Input\_DirectPass  
Pass input in product term.

enumerator kEVTG\_Input\_Complement  
Complement input in product term.

enumerator kEVTG\_Input\_LogicOne  
Force input in product term to a logical one.

enum \_evtg\_aoi\_outfilter\_count  
EVTG AOI Output Filter Sample Count.

*Values:*

enumerator kEVTG\_AOIOutFilter\_SampleCount3  
EVTG AOI output filter sample count is 3.

enumerator kEVTG\_AOIOutFilter\_SampleCount4  
EVTG AOI output filter sample count is 4.

enumerator kEVTG\_AOIOutFilter\_SampleCount5  
EVTG AOI output filter sample count is 5.

enumerator kEVTG\_AOIOutFilter\_SampleCount6  
EVTG AOI output filter sample count is 6.

enumerator kEVTG\_AOIOutFilter\_SampleCount7  
EVTG AOI output filter sample count is 7.

enumerator kEVTG\_AOIOutFilter\_SampleCount8  
EVTG AOI output filter sample count is 8.

enumerator kEVTG\_AOIOutFilter\_SampleCount9  
EVTG AOI output filter sample count is 9.

enumerator kEVTG\_AOIOutFilter\_SampleCount10  
EVTG AOI output filter sample count is 10.

enum \_evtg\_outfdbk\_override\_input  
EVTG output feedback override control mode. When FF is configured as JK-FF mode, need EVTG\_OUTA feedback to EVTG input and replace one of the four inputs.

*Values:*

enumerator kEVTG\_Output\_OverrideInputA  
Replace input A.

enumerator kEVTG\_Output\_OverrideInputB  
Replace input B.

enumerator kEVTG\_Output\_OverrideInputC  
Replace input C.

enumerator kEVTG\_Output\_OverrideInputD  
Replace input D.

enum \_evtg\_flipflop\_mode  
EVTG flip flop mode configuration.

*Values:*

enumerator kEVTG\_FFMode\_Bypass  
Bypass mode (default). In this mode, user can choose to enable or disable input sync logic and filter function.

enumerator kEVTG\_FFMode\_RSTTrigger  
RS trigger mode. In this mode, user can choose to enable or disable input sync logic and filter function.

enumerator kEVTG\_FFMode\_TFF  
T-FF mode. In this mode, input sync or filter has to be enabled to remove the possible glitch.

enumerator kEVTG\_FFMode\_DFF  
D-FF mode. In this mode, input sync or filter has to be enabled to remove the possible glitch.

enumerator kEVTG\_FFMode\_JKFF  
JK-FF mode. In this mode, input sync or filter has to be enabled to remove the possible glitch.

enumerator kEVTG\_FFMode\_Latch  
Latch mode. In this mode, input sync or filter has to be enabled to remove the possible glitch.

enum \_evtg\_flipflop\_initoutput  
EVTG flip-flop initial value.

*Values:*

enumerator kEVTG\_FF\_InitOut0  
Configure the positive output of flip-flop as 0.

enumerator kEVTG\_FF\_InitOut1  
Configure the positive output of flip-flop as 1.

typedef enum \_evtg\_index evtg\_index\_t  
EVTG instance index.

typedef enum \_evtg\_input\_index evtg\_input\_index\_t  
EVTG input index.

typedef enum \_evtg\_aoi\_index evtg\_aoi\_index\_t  
EVTG AOI index.

typedef enum \_evtg\_aoi\_product\_term evtg\_aoi\_product\_term\_t  
EVTG AOI product term index.

typedef enum \_evtg\_aoi\_input\_config evtg\_aoi\_input\_config\_t  
EVTG input configuration.

typedef enum *\_evtg\_aoi\_outfilter\_count* evtg\_aoi\_outfilter\_count\_t

EVTG AOI Output Filter Sample Count.

typedef enum *\_evtg\_outfdbk\_override\_input* evtg\_outfdbk\_override\_input\_t

EVTG output feedback override control mode. When FF is configured as JK-FF mode, need EVTG\_OUTA feedback to EVTG input and replace one of the four inputs.

typedef enum *\_evtg\_flipflop\_mode* evtg\_flipflop\_mode\_t

EVTG flip flop mode configuration.

typedef enum *\_evtg\_flipflop\_initoutput* evtg\_flipflop\_init\_output\_t

EVTG flip-flop initial value.

typedef struct *\_evtg\_aoi\_outfilter\_config* evtg\_aoi\_outfilter\_config\_t

The structure for configuring an AOI output filter sample.

AOI output filter sample count represent the number of consecutive samples that must agree prior to the AOI output filter accepting an transition. AOI output filter sample period represent the sampling period (in IP bus clock cycles) of the AOI output signals. Each AOI output is sampled multiple times at the rate specified by this period.

For the modes with Filter function enabled, filter delay is “(FILT\_CNT + 3) x FILT\_PER + 2”.

typedef struct *\_evtg\_aoi\_product\_term\_config* evtg\_aoi\_product\_term\_config\_t

The structure for configuring an AOI product term.

typedef struct *\_evtg\_aoi\_config* evtg\_aoi\_config\_t

EVTG AOI configuration structure.

typedef struct *\_evtg\_config* evtg\_config\_t

EVTG configuration covering all configurable fields.

struct *\_evtg\_aoi\_outfilter\_config*

*#include <fsl\_evtg.h>* The structure for configuring an AOI output filter sample.

AOI output filter sample count represent the number of consecutive samples that must agree prior to the AOI output filter accepting an transition. AOI output filter sample period represent the sampling period (in IP bus clock cycles) of the AOI output signals. Each AOI output is sampled multiple times at the rate specified by this period.

For the modes with Filter function enabled, filter delay is “(FILT\_CNT + 3) x FILT\_PER + 2”.

### Public Members

*evtg\_aoi\_outfilter\_count\_t* eSampleCount

EVTG AOI output filter sample count. refer to *evtg\_aoi\_outfilter\_count\_t*.

*uint8\_t* u8SamplePeriod

EVTG AOI output filter sample period, within 0~255. If sample period value is 0x00 (default), then the input filter is bypassed.

struct *\_evtg\_aoi\_product\_term\_config*

*#include <fsl\_evtg.h>* The structure for configuring an AOI product term.

### Public Members

*evtg\_aoi\_input\_config\_t* eAInput

Input A configuration.

*evtg\_aoi\_input\_config\_t* eBInput

Input B configuration.

*evtg\_aoi\_input\_config\_t* eCInput  
Input C configuration.

*evtg\_aoi\_input\_config\_t* eDInput  
Input D configuration.

**struct** *\_evtg\_aoi\_config*  
*#include <fsl\_evtg.h>* EVTG AOI configuration structure.

### Public Members

*evtg\_aoi\_outfilter\_config\_t* sAOIOutFilterConfig  
EVTG AOI output filter sample configuration structure.

*evtg\_aoi\_product\_term\_config\_t* sProductTerm0  
Configure AOI product term0.

*evtg\_aoi\_product\_term\_config\_t* sProductTerm1  
Configure AOI product term1.

*evtg\_aoi\_product\_term\_config\_t* sProductTerm2  
Configure AOI product term2.

*evtg\_aoi\_product\_term\_config\_t* sProductTerm3  
Configure AOI product term3.

**struct** *\_evtg\_config*  
*#include <fsl\_evtg.h>* EVTG configuration covering all configurable fields.

### Public Members

**bool** bEnableInputASync  
Enable/Disable EVTG A input synchronous with bus clk.

**bool** bEnableInputBSync  
Enable/Disable EVTG B input synchronous with bus clk.

**bool** bEnableInputCSync  
Enable/Disable EVTG C input synchronous with bus clk.

**bool** bEnableInputDSync  
Enable/Disable EVTG D input synchronous with bus clk.

*evtg\_outfdbk\_override\_input\_t* eOutfdbkOverrideinput  
EVTG output feedback to EVTG input and replace one of the four inputs.

*evtg\_flipflop\_mode\_t* eFlipflopMode  
Flip-Flop can be configured as one of Bypass mode, RS trigger mode, T-FF mode, D-FF mode, JK-FF mode, Latch mode.

**bool** bEnableFlipflopInitOutput  
Flip-flop initial output value enable/disable.

*evtg\_flipflop\_init\_output\_t* eFlipflopInitOutputValue  
Flip-flop initial output value configuration.

*evtg\_aoi\_config\_t* sAOI0Config  
Configure EVTG AOI0.

*evtg\_aoi\_config\_t* sAOI1Config  
Configure EVTG AOI1.

## 2.25 The Driver Change Log

## 2.26 EVTG Peripheral and Driver Overview

## 2.27 EWM: External Watchdog Monitor Driver

`void EWM_Init(EWM_Type *base, const ewm_config_t *psConfig)`

Initializes the EWM peripheral.

This function is used to initialize the EWM. After calling, the EWM runs immediately according to the configuration.

This is an example.

```
ewm_config_t psConfig;
EWM_GetDefaultConfig(&psConfig);
psConfig.compareHighValue = 0xAAU;
EWM_Init(ewm_base,&psConfig);
```

---

**Note:** Except for the interrupt enable control bit, other control bits and registers are write once after a CPU reset. Modifying them more than once generates a bus transfer error.

---

### Parameters

- `base` – EWM peripheral base address
- `psConfig` – The configuration of the EWM

`void EWM_Deinit(EWM_Type *base)`

Deinitializes the EWM peripheral.

This function is used to shut down the EWM.

### Parameters

- `base` – EWM peripheral base address

`void EWM_GetDefaultConfig(ewm_config_t *psConfig)`

Initializes the EWM configuration structure.

This function initializes the EWM configuration structure to default values. The default values are as follows.

```
ewmConfig->bEnableEWM = true;
ewmConfig->bEnableEWMInput = false;
ewmConfig->eInputAssertState = kEWM_EwmInZeroAssert;
ewmConfig->bEnableInterrupt = false;
ewmConfig->eClockSource = kEWM_LpoClockSource0;
ewmConfig->u8ClockDivder = 0;
ewmConfig->u8CompareLowValue = 0;
ewmConfig->u8CompareHighValue = 0xFEU;
```

### See also:

`ewm_config_t`

### Parameters

- psConfig – Pointer to the EWM configuration structure.

```
static inline void EWM_EnableInterrupt(EWM_Type *base)
```

Enables the EWM interrupt.

This function enables the EWM interrupt.

#### Parameters

- base – EWM peripheral base address

```
static inline void EWM_DisableInterrupt(EWM_Type *base)
```

Disables the EWM interrupt.

This function disables the EWM interrupt.

#### Parameters

- base – EWM peripheral base address

```
void EWM_Refresh(EWM_Type *base)
```

Services the EWM.

This function resets the EWM counter to zero.

#### Parameters

- base – EWM peripheral base address

```
FSL_EWM_DRIVER_VERSION
```

EWM driver version.

```
enum _ewm_input_assert_state
```

Assert pin voltage configuration.

*Values:*

```
enumerator kEWM_EwmInZeroAssert
```

EWM-in assert with low-voltage logic

```
enumerator kEWM_EwmInOneAssert
```

EWM-in assert with high-voltage logic

```
typedef enum _ewm_input_assert_state ewm_input_assert_state_t
```

Assert pin voltage configuration.

```
typedef struct _ewm_config ewm_config_t
```

Data structure for EWM configuration.

This structure is used to configure the EWM.

```
struct _ewm_config
```

*#include <fsl\_ewm.h>* Data structure for EWM configuration.

This structure is used to configure the EWM.

#### Public Members

```
uint8_t bEnableEWM
```

Enable EWM module

```
uint8_t bEnableEWMInput
```

Enable EWM\_in input

```
uint8_t bEnableInterrupt
```

Enable EWM interrupt

*ewm\_input\_assert\_state\_t* eInputAssertState  
EWM\_in signal assertion state select

*ewm\_lpo\_clock\_source\_t* eClockSource  
Clock source select

*uint8\_t* u8ClockDivder  
EWM counter clock is clockSource/(clockDivder+1)

*uint8\_t* u8CompareLowValue  
Compare low-register value

*uint8\_t* u8CompareHighValue  
Compare high-register value, maximum setting is 0xFE

## 2.28 The Driver Change Log

## 2.29 EWM Peripheral and Driver Overview

## 2.30 C90TFS Flash Driver

## 2.31 ftfx adapter

## 2.32 ftfx controller

FTFx driver status codes.

*Values:*

enumerator *kStatus\_FTFx\_Success*  
API is executed successfully

enumerator *kStatus\_FTFx\_InvalidArgument*  
Invalid argument

enumerator *kStatus\_FTFx\_SizeError*  
Error size

enumerator *kStatus\_FTFx\_AlignmentError*  
Parameter is not aligned with the specified baseline

enumerator *kStatus\_FTFx\_AddressError*  
Address is out of range

enumerator *kStatus\_FTFx\_AccessError*  
Invalid instruction codes and out-of bound addresses

enumerator *kStatus\_FTFx\_ProtectionViolation*  
The program/erase operation is requested to execute on protected areas

enumerator *kStatus\_FTFx\_CommandFailure*  
Run-time error during command execution.

- enumerator `kStatus_FTFx_UnknownProperty`  
Unknown property.
- enumerator `kStatus_FTFx_EraseKeyError`  
API erase key is invalid.
- enumerator `kStatus_FTFx_RegionExecuteOnly`  
The current region is execute-only.
- enumerator `kStatus_FTFx_ExecuteInRamFunctionNotReady`  
Execute-in-RAM function is not available.
- enumerator `kStatus_FTFx_PartitionStatusUpdateFailure`  
Failed to update partition status.
- enumerator `kStatus_FTFx_SetFlexramAsEepromError`  
Failed to set FlexRAM as EEPROM.
- enumerator `kStatus_FTFx_RecoverFlexramAsRamError`  
Failed to recover FlexRAM as RAM.
- enumerator `kStatus_FTFx_SetFlexramAsRamError`  
Failed to set FlexRAM as RAM.
- enumerator `kStatus_FTFx_RecoverFlexramAsEepromError`  
Failed to recover FlexRAM as EEPROM.
- enumerator `kStatus_FTFx_CommandNotSupported`  
Flash API is not supported.
- enumerator `kStatus_FTFx_SwapSystemNotInUninitialized`  
Swap system is not in an uninitialized state.
- enumerator `kStatus_FTFx_SwapIndicatorAddressError`  
The swap indicator address is invalid.
- enumerator `kStatus_FTFx_ReadOnlyProperty`  
The flash property is read-only.
- enumerator `kStatus_FTFx_InvalidPropertyValue`  
The flash property value is out of range.
- enumerator `kStatus_FTFx_InvalidSpeculationOption`  
The option of flash prefetch speculation is invalid.
- enumerator `kStatus_FTFx_CommandOperationInProgress`  
The option of flash command is processing.

`kStatusGroupGeneric`  
FTFx driver status group.

`kStatusGroupFtfxDriver`

`kFTFx_ApiEraseKey`

`void FTFx_API_Init(ftfx_config_t *config)`  
Initializes the global flash properties structure members.  
This function checks and initializes the Flash module for the other Flash APIs.

#### Parameters

- `config` – Pointer to the storage for the driver runtime state.

*status\_t* FTFx\_CMD\_Erase(*ftfx\_config\_t* \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)

Erases the flash sectors encompassed by parameters passed into function.

This function erases the appropriate number of flash sectors based on the desired start address and length.

#### Parameters

- config – The pointer to the storage for the driver runtime state.
- start – The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned.
- lengthInBytes – The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.
- key – The value used to validate all flash erase APIs.

#### Return values

- kStatus\_FTFx\_Success – API was executed successfully.
- kStatus\_FTFx\_InvalidArgument – An invalid argument is provided.
- kStatus\_FTFx\_AlignmentError – The parameter is not aligned with the specified baseline.
- kStatus\_FTFx\_AddressError – The address is out of range.
- kStatus\_FTFx\_EraseKeyError – The API erase key is invalid.
- kStatus\_FTFx\_ExecuteInRamFunctionNotReady – Execute-in-RAM function is not available.
- kStatus\_FTFx\_AccessError – Invalid instruction codes and out-of bounds addresses.
- kStatus\_FTFx\_ProtectionViolation – The program/erase operation is requested to execute on protected areas.
- kStatus\_FTFx\_CommandFailure – Run-time error during the command execution.

*status\_t* FTFx\_CMD\_EraseAll(*ftfx\_config\_t* \*config, uint32\_t key)

Erases entire flash.

#### Parameters

- config – Pointer to the storage for the driver runtime state.
- key – A value used to validate all flash erase APIs.

#### Return values

- kStatus\_FTFx\_Success – API was executed successfully.
- kStatus\_FTFx\_InvalidArgument – An invalid argument is provided.
- kStatus\_FTFx\_EraseKeyError – API erase key is invalid.
- kStatus\_FTFx\_ExecuteInRamFunctionNotReady – Execute-in-RAM function is not available.
- kStatus\_FTFx\_AccessError – Invalid instruction codes and out-of bounds addresses.
- kStatus\_FTFx\_ProtectionViolation – The program/erase operation is requested to execute on protected areas.
- kStatus\_FTFx\_CommandFailure – Run-time error during command execution.

- `kStatus_FTFx_PartitionStatusUpdateFailure` – Failed to update the partition status.

`status_t FTFx_CMD_Program(ftfx_config_t *config, uint32_t start, const uint8_t *src, uint32_t lengthInBytes)`

Programs flash with data at locations passed in through parameters.

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be programmed. Must be word-aligned.
- `src` – A pointer to the source buffer of data that is to be programmed into the flash.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – Parameter is not aligned with the specified baseline.
- `kStatus_FTFx_AddressError` – Address is out of range.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FTFx_CMD_ProgramOnce(ftfx_config_t *config, uint8_t index, const uint8_t *src, uint32_t lengthInBytes)`

Programs Program Once Field through parameters.

This function programs the Program Once Field with the desired data for a given flash area as determined by the index and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `index` – The index indicating which area of the Program Once Field to be programmed.
- `src` – A pointer to the source buffer of data that is to be programmed into the Program Once Field.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully.

- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FTFx_CMD_ReadOnce(ftfx_config_t *config, uint8_t index, uint8_t *dst, uint32_t lengthInBytes)`

Reads the Program Once Field through parameters.

This function reads the read once feild with given index and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `index` – The index indicating the area of program once field to be read.
- `dst` – A pointer to the destination buffer of data that is used to store data to be read.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FTFx_CMD_VerifyErase(ftfx_config_t *config, uint32_t start, uint32_t lengthInBytes, uint8_t margin)`

Verifies an erasure of the desired flash area at a specified margin level.

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
- `margin` – Read margin choice.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – Parameter is not aligned with specified baseline.
- `kStatus_FTFx_AddressError` – Address is out of range.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FTFx_CMD_VerifyEraseAll(ftfx_config_t *config, uint8_t margin)`

Verifies erasure of the entire flash at a specified margin level.

This function checks whether the flash is erased to the specified read margin level.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `margin` – Read margin choice.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FTFx_CMD_VerifyProgram(ftfx_config_t *config, uint32_t start, uint32_t lengthInBytes, const uint8_t *expectedData, uint8_t margin, uint32_t *failedAddress, uint32_t *failedData)`

Verifies programming of the desired flash area at a specified margin level.

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be verified. Must be word-aligned.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
- `expectedData` – A pointer to the expected data that is to be verified against.

- margin – Read margin choice.
- failedAddress – A pointer to the returned failing address.
- failedData – A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure.

#### Return values

- kStatus\_FTFx\_Success – API was executed successfully.
- kStatus\_FTFx\_InvalidArgument – An invalid argument is provided.
- kStatus\_FTFx\_AlignmentError – Parameter is not aligned with specified baseline.
- kStatus\_FTFx\_AddressError – Address is out of range.
- kStatus\_FTFx\_ExecuteInRamFunctionNotReady – Execute-in-RAM function is not available.
- kStatus\_FTFx\_AccessError – Invalid instruction codes and out-of bounds addresses.
- kStatus\_FTFx\_ProtectionViolation – The program/erase operation is requested to execute on protected areas.
- kStatus\_FTFx\_CommandFailure – Run-time error during the command execution.

`status_t FTFx_REG_GetSecurityState(ftfx_config_t *config, ftfx_security_state_t *state)`

Returns the security state via the pointer passed into the function.

This function retrieves the current flash security status, including the security enabling state and the backdoor key enabling state.

#### Parameters

- config – A pointer to storage for the driver runtime state.
- state – A pointer to the value returned for the current security status code:

#### Return values

- kStatus\_FTFx\_Success – API was executed successfully.
- kStatus\_FTFx\_InvalidArgument – An invalid argument is provided.

`enum _ftfx_partition_flexram_load_option`

Enumeration for the FlexRAM load during reset option.

*Values:*

enumerator kFTFx\_PartitionFlexramLoadOptLoadedWithValidEepromData  
FlexRAM is loaded with valid EEPROM data during reset sequence.

enumerator kFTFx\_PartitionFlexramLoadOptNotLoaded  
FlexRAM is not loaded during reset sequence.

`enum _ftfx_security_state`

Enumeration for the three possible FTFx security states.

*Values:*

enumerator kFTFx\_SecurityStateNotSecure  
Flash is not secure.

enumerator kFTFx\_SecurityStateBackdoorEnabled  
Flash backdoor is enabled.

enumerator kFTFx\_SecurityStateBackdoorDisabled

Flash backdoor is disabled.

enum \_ftfx\_flexram\_function\_option

Enumeration for the two possible options of set FlexRAM function command.

*Values:*

enumerator kFTFx\_FlexramFuncOptAvailableAsRam

An option used to make FlexRAM available as RAM

enumerator kFTFx\_FlexramFuncOptAvailableForEeprom

An option used to make FlexRAM available for EEPROM

enum \_ftfx\_swap\_state

Enumeration for the possible flash Swap status.

*Values:*

enumerator kFTFx\_SwapStateUninitialized

Flash Swap system is in an uninitialized state.

enumerator kFTFx\_SwapStateReady

Flash Swap system is in a ready state.

enumerator kFTFx\_SwapStateUpdate

Flash Swap system is in an update state.

enumerator kFTFx\_SwapStateUpdateErased

Flash Swap system is in an updateErased state.

enumerator kFTFx\_SwapStateComplete

Flash Swap system is in a complete state.

enumerator kFTFx\_SwapStateDisabled

Flash Swap system is in a disabled state.

enum \_ftfx\_memory\_type

Enumeration for FTFx memory type.

*Values:*

enumerator kFTFx\_MemTypePflash

enumerator kFTFx\_MemTypeFlexnvm

typedef enum \_ftfx\_partition\_flexram\_load\_option ftfx\_partition\_flexram\_load\_opt\_t

Enumeration for the FlexRAM load during reset option.

typedef enum \_ftfx\_security\_state ftfx\_security\_state\_t

Enumeration for the three possible FTFx security states.

typedef enum \_ftfx\_flexram\_function\_option ftfx\_flexram\_func\_opt\_t

Enumeration for the two possible options of set FlexRAM function command.

typedef enum \_ftfx\_swap\_state ftfx\_swap\_state\_t

Enumeration for the possible flash Swap status.

typedef struct \_ftfx\_special\_mem ftfx\_spec\_mem\_t

ftfx special memory access information.

typedef struct \_ftfx\_mem\_descriptor ftfx\_mem\_desc\_t

Flash memory descriptor.

typedef struct *\_ftfx\_ops\_config* ftfx\_ops\_config\_t

Active FTFx information for the current operation.

typedef struct *\_ftfx\_ifr\_descriptor* ftfx\_ifr\_desc\_t

Flash IFR memory descriptor.

typedef struct *\_ftfx\_config* ftfx\_config\_t

Flash driver state information.

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

kFTFx\_ResourceOptionFlashIfr

Macro for the two possible options of flash read resource command.

Select code for Program flash 0 IFR, Program flash swap 0 IFR, Data flash 0 IFR

kFTFx\_ResourceOptionVersionId

Select code for the version ID

kFTFx\_MarginValueNormal

Macro for supported FTFx margin levels.

kFTFx\_MarginValueUser

Apply the 'User' margin to the normal read-1 level.

kFTFx\_MarginValueFactory

Apply the 'Factory' margin to the normal read-1 level.

kFTFx\_MarginValueInvalid

Not real margin level, Used to determine the range of valid margin level.

struct *\_ftfx\_special\_mem*

*#include <fsl\_ftfx\_controller.h>* ftfx special memory access information.

### Public Members

uint32\_t base

Base address of flash special memory.

uint32\_t size

size of flash special memory.

uint32\_t count

flash special memory count.

struct *\_ftfx\_mem\_descriptor*

*#include <fsl\_ftfx\_controller.h>* Flash memory descriptor.

### Public Members

uint32\_t blockBase

A base address of the flash block

uint32\_t totalSize

The size of the flash block.

uint32\_t sectorSize

The size in bytes of a sector of flash.

uint32\_t blockCount  
A number of flash blocks.

struct \_ftfx\_ops\_config  
*#include <fsl\_ftfx\_controller.h>* Active FTFx information for the current operation.

### Public Members

uint32\_t convertedAddress  
A converted address for the current flash type.

struct \_ftfx\_ifr\_descriptor  
*#include <fsl\_ftfx\_controller.h>* Flash IFR memory descriptor.

union function\_ptr\_t  
*#include <fsl\_ftfx\_controller.h>*

### Public Members

uint32\_t commadAddr  
void (\*callFlashCommand)(volatile uint8\_t \*FTMRx\_fstat)

struct \_ftfx\_config  
*#include <fsl\_ftfx\_controller.h>* Flash driver state information.

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

### Public Members

uint32\_t flexramBlockBase  
The base address of the FlexRAM/acceleration RAM

uint32\_t flexramTotalSize  
The size of the FlexRAM/acceleration RAM

uint16\_t eepromTotalSize  
The size of EEPROM area which was partitioned from FlexRAM

*function\_ptr\_t* runCmdFuncAddr  
An buffer point to the flash execute-in-RAM function.

struct \_\_unnamed4\_\_

### Public Members

uint8\_t type  
Type of flash block.

uint8\_t index  
Index of flash block.

struct feature

struct addrAligment

struct feature

struct resRange

### Public Members

uint8\_t versionIdStart  
Version ID start address

uint32\_t pflashIfrStart  
Program Flash 0 IFR start address

uint32\_t dflashIfrStart  
Data Flash 0 IFR start address

uint32\_t pflashSwapIfrStart  
Program Flash Swap IFR start address

struct idxInfo

## 2.33 ftfx feature

FTFX\_DRIVER\_IS\_FLASH\_RESIDENT

Flash driver location.

Used for the flash resident application.

FTFX\_DRIVER\_IS\_EXPORTED

Flash Driver Export option.

Used for the MCUXpresso SDK application.

FTFX\_FLASH1\_HAS\_PROT\_CONTROL

Indicates whether the secondary flash has its own protection register in flash module.

FTFX\_FLASH1\_HAS\_XACC\_CONTROL

Indicates whether the secondary flash has its own Execute-Only access register in flash module.

FTFX\_DRIVER\_HAS\_FLASH1\_SUPPORT

Indicates whether the secondary flash is supported in the Flash driver.

FTFX\_FLASH\_COUNT

FTFX\_FLASH1\_IS\_INDEPENDENT\_BLOCK

## 2.34 Ftftx FLASH Driver

*status\_t* FLASH\_Init(*flash\_config\_t* \*config)

Initializes the global flash properties structure members.

This function checks and initializes the Flash module for the other Flash APIs.

### Parameters

- config – Pointer to the storage for the driver runtime state.

### Return values

- kStatus\_FTFx\_Success – API was executed successfully.
- kStatus\_FTFx\_InvalidArgument – An invalid argument is provided.
- kStatus\_FTFx\_ExecuteInRamFunctionNotReady – Execute-in-RAM function is not available.

- `kStatus_FTFx_PartitionStatusUpdateFailure` – Failed to update the partition status.

`status_t FLASH_Erase(flash_config_t *config, uint32_t start, uint32_t lengthInBytes, uint32_t key)`

Erases the Dflash sectors encompassed by parameters passed into function.

This function erases the appropriate number of flash sectors based on the desired start address and length.

#### Parameters

- `config` – The pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned but must be word-aligned.
- `lengthInBytes` – The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.
- `key` – The value used to validate all flash erase APIs.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the appropriate number of flash sectors based on the desired start address and length were erased successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – The parameter is not aligned with the specified baseline.
- `kStatus_FTFx_AddressError` – The address is out of range.
- `kStatus_FTFx_EraseKeyError` – The API erase key is invalid.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t FLASH_EraseAll(flash_config_t *config, uint32_t key)`

Erases entire flexnvm.

#### Parameters

- `config` – Pointer to the storage for the driver runtime state.
- `key` – A value used to validate all flash erase APIs.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the all pflash and flexnvm were erased successfully, the swap and eeprom have been reset to unconfigured state.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_EraseKeyError` – API erase key is invalid.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.

- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during command execution.
- `kStatus_FTFx_PartitionStatusUpdateFailure` – Failed to update the partition status.

`status_t` FLASH\_Program(*flash\_config\_t* \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)

Programs flash with data at locations passed in through parameters.

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be programmed. Must be word-aligned.
- `src` – A pointer to the source buffer of data that is to be programmed into the flash.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the desired data were programmed successfully into flash based on desired start address and length.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – Parameter is not aligned with the specified baseline.
- `kStatus_FTFx_AddressError` – Address is out of range.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_ProgramOnce(*flash\_config\_t* \*config, uint8\_t index, uint8\_t \*src, uint32\_t lengthInBytes)

Program the Program-Once-Field through parameters.

This function Program the Program-once-feild with given index and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `index` – The index indicating the area of program once field to be read.

- `src` – A pointer to the source buffer of data that is used to store data to be write.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; The index indicating the area of program once field was programed successfully.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_ReadOnce(*flash\_config\_t* \*config, uint8\_t index, uint8\_t \*dst, uint32\_t lengthInBytes)

Reads the Program Once Field through parameters.

This function reads the read once feild with given index and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `index` – The index indicating the area of program once field to be read.
- `dst` – A pointer to the destination buffer of data that is used to store data to be read.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the data have been successfuly read form Program flash0 IFR map and Program Once field based on index and length.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_VerifyErase(*flash\_config\_t* \*config, uint32\_t start, uint32\_t lengthInBytes, uint8\_t margin)

Verifies an erasure of the desired flash area at a specified margin level.

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

**Parameters**

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be verified. The start address does not need to be sector-aligned but must be word-aligned.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
- `margin` – Read margin choice.

**Return values**

- `kStatus_FTFx_Success` – API was executed successfully; the specified FLASH region has been erased.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – Parameter is not aligned with specified baseline.
- `kStatus_FTFx_AddressError` – Address is out of range.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_VerifyEraseAll(*flash\_config\_t* \*config, uint8\_t margin)

Verifies erasure of the entire flash at a specified margin level.

This function checks whether the flash is erased to the specified read margin level.

**Parameters**

- `config` – A pointer to the storage for the driver runtime state.
- `margin` – Read margin choice.

**Return values**

- `kStatus_FTFx_Success` – API was executed successfully; all program flash and flexnvm were in erased state.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_VerifyProgram(*flash\_config\_t* \*config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*expectedData, uint8\_t margin, uint32\_t \*failedAddress, uint32\_t \*failedData)

Verifies programming of the desired flash area at a specified margin level.

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

#### Parameters

- `config` – A pointer to the storage for the driver runtime state.
- `start` – The start address of the desired flash memory to be verified. Must be word-aligned.
- `lengthInBytes` – The length, given in bytes (not words or long-words), to be verified. Must be word-aligned.
- `expectedData` – A pointer to the expected data that is to be verified against.
- `margin` – Read margin choice.
- `failedAddress` – A pointer to the returned failing address.
- `failedData` – A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure.

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the desired data have been successfully programmed into specified FLASH region.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.
- `kStatus_FTFx_AlignmentError` – Parameter is not aligned with specified baseline.
- `kStatus_FTFx_AddressError` – Address is out of range.
- `kStatus_FTFx_ExecuteInRamFunctionNotReady` – Execute-in-RAM function is not available.
- `kStatus_FTFx_AccessError` – Invalid instruction codes and out-of bounds addresses.
- `kStatus_FTFx_ProtectionViolation` – The program/erase operation is requested to execute on protected areas.
- `kStatus_FTFx_CommandFailure` – Run-time error during the command execution.

`status_t` FLASH\_GetSecurityState(*flash\_config\_t* \*config, *ftfx\_security\_state\_t* \*state)

Returns the security state via the pointer passed into the function.

This function retrieves the current flash security status, including the security enabling state and the backdoor key enabling state.

#### Parameters

- `config` – A pointer to storage for the driver runtime state.
- `state` – A pointer to the value returned for the current security status code:

#### Return values

- `kStatus_FTFx_Success` – API was executed successfully; the security state of flash was stored to state.
- `kStatus_FTFx_InvalidArgument` – An invalid argument is provided.

*status\_t* FLASH\_GetProperty(*flash\_config\_t* \*config, *flash\_property\_tag\_t* whichProperty, *uint32\_t* \*value)

Returns the desired flash property.

**Parameters**

- config – A pointer to the storage for the driver runtime state.
- whichProperty – The desired property from the list of properties in enum *flash\_property\_tag\_t*
- value – A pointer to the value returned for the desired flash property.

**Return values**

- *kStatus\_FTFx\_Success* – API was executed successfully; the flash property was stored to value.
- *kStatus\_FTFx\_InvalidArgument* – An invalid argument is provided.
- *kStatus\_FTFx\_UnknownProperty* – An unknown property tag.

*FSL\_FLASH\_DRIVER\_VERSION*

Flash driver version for SDK.

Version 3.0.0.

enum *\_flash\_protection\_state*

Enumeration for the three possible flash protection levels.

*Values:*

enumerator *kFLASH\_ProtectionStateUnprotected*

Flash region is not protected.

enumerator *kFLASH\_ProtectionStateProtected*

Flash region is protected.

enumerator *kFLASH\_ProtectionStateMixed*

Flash is mixed with protected and unprotected region.

enum *\_flash\_property\_tag*

Enumeration for various flash properties.

*Values:*

enumerator *kFLASH\_PropertyPflash0SectorSize*

Pflash sector size property.

enumerator *kFLASH\_PropertyPflash0TotalSize*

Pflash total size property.

enumerator *kFLASH\_PropertyPflash0BlockSize*

Pflash block size property.

enumerator *kFLASH\_PropertyPflash0BlockCount*

Pflash block count property.

enumerator *kFLASH\_PropertyPflash0BlockBaseAddr*

Pflash block base address property.

enumerator *kFLASH\_PropertyPflash0FacSupport*

Pflash fac support property.

enumerator *kFLASH\_PropertyPflash0AccessSegmentSize*

Pflash access segment size property.

enumerator kFLASH\_PropertyPflash0AccessSegmentCount  
Pflash access segment count property.

enumerator kFLASH\_PropertyPflash1SectorSize  
Pflash sector size property.

enumerator kFLASH\_PropertyPflash1TotalSize  
Pflash total size property.

enumerator kFLASH\_PropertyPflash1BlockSize  
Pflash block size property.

enumerator kFLASH\_PropertyPflash1BlockCount  
Pflash block count property.

enumerator kFLASH\_PropertyPflash1BlockBaseAddr  
Pflash block base address property.

enumerator kFLASH\_PropertyPflash1FacSupport  
Pflash fac support property.

enumerator kFLASH\_PropertyPflash1AccessSegmentSize  
Pflash access segment size property.

enumerator kFLASH\_PropertyPflash1AccessSegmentCount  
Pflash access segment count property.

enumerator kFLASH\_PropertyFlexRamBlockBaseAddr  
FlexRam block base address property.

enumerator kFLASH\_PropertyFlexRamTotalSize  
FlexRam total size property.

typedef enum *\_flash\_protection\_state* flash\_prot\_state\_t  
Enumeration for the three possible flash protection levels.

typedef union *\_pflash\_protection\_status* pflash\_prot\_status\_t  
PFlash protection status.

typedef enum *\_flash\_property\_tag* flash\_property\_tag\_t  
Enumeration for various flash properties.

typedef struct *\_flash\_config* flash\_config\_t  
Flash driver state information.

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

kStatus\_FLASH\_Success

kFLASH\_ApiEraseKey

union *\_pflash\_protection\_status*  
*#include <fsl\_ftfx\_flash.h>* PFlash protection status.

### Public Members

uint32\_t protl  
PROT[31:0].

uint32\_t proth  
PROT[63:32].

```
uint8_t protsl
    PROTS[7:0] .
uint8_t protsh
    PROTS[15:8] .
uint8_t reserved[2]
```

```
struct _flash_config
```

```
    #include <fsl_ftfx_flash.h> Flash driver state information.
```

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

## 2.35 ftfx utilities

MAKE\_VERSION(major, minor, bugfix)

Constructs the version number for drivers.

MAKE\_STATUS(group, code)

Constructs a status code value from a group and a code number.

FOUR\_CHAR\_CODE(a, b, c, d)

Constructs the four character code for the Flash driver API key.

ALIGN\_DOWN(x, a)

Alignment(down) utility.

ALIGN\_UP(x, a)

Alignment(up) utility.

B1P4(b)

bytes2word utility.

B1P3(b)

B1P2(b)

B1P1(b)

B2P3(b)

B2P2(b)

B2P1(b)

B3P2(b)

B3P1(b)

BYTE2WORD\_1\_3(x, y)

BYTE2WORD\_2\_2(x, y)

BYTE2WORD\_3\_1(x, y)

BYTE2WORD\_1\_1\_2(x, y, z)

BYTE2WORD\_1\_2\_1(x, y, z)

BYTE2WORD\_2\_1\_1(x, y, z)

BYTE2WORD\_1\_1\_1\_1(x, y, z, w)

## 2.36 GPIO: General-Purpose Input/Output Driver

`void GPIO_PinInit(GPIO_Type *base, gpio_pin_t ePin, const gpio_config_t *psConfig)`

Initializes a GPIO pin with provided structure `gpio_config_t` covering all configuration fields.

To initialize the GPIO, define a pin configuration, as either input or output, in the user file. Then, call the `GPIO_PinInit()` function.

This is function to configure all GPIO Pin configurable fields.

```
gpio_config_t sConfig = {
    .eDirection    = kGPIO_DigitalOutput,
    .eMode         = kGPIO_ModeGpio,
    .eOutMode      = kGPIO_OutputOpenDrain,
    .eSlewRate     = kGPIO_SlewRateFast,
    .eOutLevel     = kGPIO_OutputLow,
    .eDriveStrength = kGPIO_DriveStrengthLow,
    .ePull         = kGPIO_PullDisable,
    .eInterruptMode = kGPIO_InterruptDisable,
}
GPIO_PinInit(GPIOA, kGPIO_Pin1, &psConfig);
```

---

**Note:** If GPIO glitch is critical for your application, do not use this API instead using the API in GPIO pin configuration interfaces to do with the glitch during GPIO mode transition in accordance to your board design.

---

### Parameters

- `base` – GPIO peripheral base pointer (GPIOA, GPIOB, GPIOC, and so on.)
- `ePin` – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.
- `psConfig` – GPIO pin configuration pointer

`static inline void GPIO_PinSetPeripheralMode(GPIO_Type *base, gpio_pin_t ePin, gpio_peripheral_mode_t eMode)`

Configure the GPIO Pin as Peripheral mode or GPIO mode for one pin.

Configure GPIO can be configured as Peripheral mode or GPIO mode for one pin.

### Parameters

- `base` – GPIO peripheral base pointer
- `ePin` – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.
- `eMode` – Peripheral mode or GPIO mode for this pin. See `gpio_peripheral_mode_t`

`static inline void GPIO_PinSetPeripheralMux(gpio_peripheral_mux_t eMux)`

Configure the multiplexing of GPIO pins to different peripheral.

Configure the MUX of GPIO pins to different peripheral functionality.

---

**Note:** User still need to call the `GPIO_PinSetPeripheralMode`.

---

**Parameters**

- eMux – GPIO peripheral MUX when configured as peripheral mode.

```
static inline void GPIO_PinSetDirection(GPIO_Type *base, gpio_pin_t ePin, gpio_direction_t eDirection)
```

Configure the GPIO pin as Input or Output for one pin.

Configure the GPIO pin as Input or Output for one pin.

**Parameters**

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- eDirection – Direction of GPIO pin. *gpio\_direction\_t*

```
static inline void GPIO_PinSetOutputMode(GPIO_Type *base, gpio_pin_t ePin, gpio_output_mode_t eOutMode)
```

Configure GPIO pin output as Push-Pull or Open-Drain for one pin.

Configure GPIO pin output as Push-Pull or Open-Drain. This function applies while pin is configured as output. See *gpio\_direction\_t* and API *GPIO\_PinSetDirection*.

**Parameters**

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- eOutMode – Push-Pull/Open-Drain output mode. See *gpio\_output\_mode\_t*.

```
static inline void GPIO_PinSetDriveStrength(GPIO_Type *base, gpio_pin_t ePin, gpio_output_drive_strength_t eDriveStrength)
```

Configure High/Low drive strength when Pin is configured as output for one pin.

Configure High/Low drive strength when Pin is configured as output. See *gpio\_direction\_t* and API *GPIO\_PinSetDirection*.

**Parameters**

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- eDriveStrength – High/Low driver strength. See *gpio\_output\_drive\_strength\_t*

```
static inline void GPIO_PinSetSlewRate(GPIO_Type *base, gpio_pin_t ePin, gpio_output_slew_rate_t eSlewRate)
```

Configure GPIO pin Fast/Slow slew rate when pin is configured as output.

Configure GPIO pin Fast/Slow slew rate when pin is configured as output. See *gpio\_direction\_t* and API *GPIO\_PinSetDirection*.

**Parameters**

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- eSlewRate – Fast/Slow slewrate. See *gpio\_output\_slew\_rate\_t*

```
static inline void GPIO_PinSetPullResistorMode(GPIO_Type *base, gpio_pin_t ePin,
                                              gpio_pull_mode_t ePullMode)
```

Configure Pull resistor for GPIO pin to Disable/Pull-Up/Pull-Down.

Configure Pull resistor for GPIO pin to Disable/Pull-Up/Pull-Down.

#### Parameters

- *base* – GPIO peripheral base pointer
- *ePin* – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- *ePullMode* – Pull Mode as Disable/Pull-Up/Pull-Down. See *gpio\_pull\_mode\_t*

```
static inline void GPIO_PinWrite(GPIO_Type *base, gpio_pin_t ePin, gpio_output_level_t
                               eOutput)
```

Set GPIO Pin as High/Low voltage level on Output.

Set GPIO Pin as High/Low voltage level on Output.

#### Parameters

- *base* – GPIO peripheral base pointer
- *ePin* – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.
- *eOutput* – Output as High level or Low Level. See *gpio\_output\_level\_t*.

```
static inline void GPIO_PortSet(GPIO_Type *base, uint16_t u16Pins)
```

Set GPIO multiple pins output High voltage level without impact pins.

Set GPIO multiple pins output High voltage level without impact other pins. Multiple pins are configured by OR enumerator from *gpio\_pin\_t*

#### Parameters

- *base* – GPIO peripheral base pointer
- *u16Pins* – GPIO pins which is ORed by *gpio\_pin\_t*. # *kGPIO\_Pin0* | *kGPIO\_Pin3* means Pin 0 and Pin 3.

```
static inline void GPIO_PinSet(GPIO_Type *base, gpio_pin_t ePin)
```

Output High voltage level for GPIO Pin when configured as Output.

Output High voltage level for GPIO Pin when configured as Output.

#### Parameters

- *base* – GPIO peripheral base pointer
- *ePin* – GPIO pin identifier. User enumerator provided by *gpio\_pin\_t*. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline void GPIO_PortClear(GPIO_Type *base, uint16_t u16Pins)
```

Set GPIO multiple pins belong to same PORT output Low voltage level when these pins are configured as output.

Set GPIO multiple pins belong to same PORT output Low voltage level when these pins are configured as output. Multiple pins are configured by ORing enumerators from *gpio\_pin\_t*

#### Parameters

- *base* – GPIO peripheral base pointer
- *u16Pins* – GPIO pins which is ORed by *gpio\_pin\_t*. # *kGPIO\_Pin0* | *kGPIO\_Pin3* means Pin 0 and Pin 3.

```
static inline void GPIO_PinClear(GPIO_Type *base, gpio_pin_t ePin)
```

Output Low voltage level for GPIO Pin when configured as Output.

Output Low voltage level for GPIO Pin when configured as Output.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline void GPIO_PortToggle(GPIO_Type *base, uint16_t u16Pins)
```

Toggle GPIO multiple pins belong to same PORT when these pins are configured as output.

Toggle GPIO multiple pins belong to same PORT when these pins are configured as output.

Multiple pins are configured by ORing enumerators from `gpio_pin_t`

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by `gpio_pin_t`. # `kGPIO_Pin0` | `kGPIO_Pin3` means Pin 0 and Pin 3.

```
static inline void GPIO_PinToggle(GPIO_Type *base, gpio_pin_t ePin)
```

Toggle the GPIO output voltage level when configured as Output.

Toggle the GPIO output voltage level when configured as Output.

---

**Note:** GPIO peripheral register do not get register to toggle directly. It is implemented by read back the GPIO output level and write to the register with reverted level.

---

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline uint16_t GPIO_PortRead(GPIO_Type *base)
```

Read High/Low voltage level for multiple GPIO pins from the pin or the data bus.

Read High/Low voltage level for multiple GPIO pins from the pin if the pin is configured as input or the data bus. When the device comes out of reset, GPIO pins are configured as inputs with internal pull disabled. As a result, the reset value of this pin is undefined. For different PORT, the available pins number is different. User need use the return value to OR with the `gpio_pin_t` to decide whether that pin is logic high or low.

```
if (GPIO_PortRead(GPIOA) & (uint16_t)kGPIO_Pin0)
{
    //GPIOA Pin 0 is High
}
else
{
    //GPIOA Pin 0 is Low
}
```

#### Parameters

- base – GPIO peripheral base pointer

#### Returns

Voltage level for multiple GPIO pins from the pin or the data bus.

```
static inline uint8_t GPIO_PinRead(GPIO_Type *base, gpio_pin_t ePin)
```

Read High/Low voltage level for one GPIO pin from the pin or the data bus.

Read High/Low voltage level from the pin if the pin is configured as input or the data bus.

---

**Note:** When the device comes out of reset, GPIO pins are configured as inputs with internal pull disabled. As a result, the reset value of this pin is undefined.

---

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

#### Return values

- 1 – Voltage level for one GPIO pin from the pin or the data bus is high.
- 0 – Voltage level for one GPIO pin from the pin or the data bus is low.

```
static inline uint16_t GPIO_PortReadRawData(GPIO_Type *base)
```

Read Raw voltage high/low level data from the pins or peripheral bus for multiple pins belong to same PORT.

Read Raw voltage high/low level data from the pins or peripheral bus. Values are not clocked and are subject to change at any time. Read several times to ensure a stable value. The reset value of this register depends on the default PIN state. User need use the return value to OR with the `gpio_pin_t` to decide whether that pin is logic high or low.

```
if (GPIO_PortReadRawData(GPIOA) & (uint16_t)kGPIO_Pin0)
{
    //GPIOA Pin 0 is High
}
else
{
    //GPIOA Pin 0 is Low
}
```

#### Parameters

- base – GPIO peripheral base pointer

#### Returns

Voltage high/low level data from the pins or peripheral bus for multiple pins belong to same PORT.

```
static inline uint8_t GPIO_PinReadRawData(GPIO_Type *base, gpio_pin_t ePin)
```

Read Raw logic level data from the pins or peripheral bus for one pin.

Read Raw voltage high/low level data from the pins or peripheral bus. Values are not clocked and are subject to change at any time. Read several times to ensure a stable value. The reset value of this register depends on the default PIN state.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

#### Return values

- 1 – Raw voltage level data from the pins or peripheral bus is high.

- 0 – Raw voltage level data from the pins or peripheral bus is low.

```
static inline void GPIO_PinSetInterruptConfig(GPIO_Type *base, gpio_pin_t ePin,  
                                             gpio_interrupt_mode_t eIntConfig)
```

Configure GPIO Pin interrupt detection condition.

Configure GPIO Pin interrupt detection condition

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.
- eIntConfig – Interrupt detection condition for rising edge/down edge or no detection. See `gpio_interrupt_mode_t`

```
static inline void GPIO_PortAssertSWInterrupts(GPIO_Type *base, uint16_t u16Pins)
```

Assert software interrupt for multiple pins belong to same port which will generate interrupt.

This API is only for software testing of a software interrupt capability. When the software interrupt is asserted, an interrupt is generated. The interrupt is generated continually until this software interrupt is de-asserted.

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by `gpio_pin_t`. # `kGPIO_Pin0` | `kGPIO_Pin3` means Pin 0 and Pin 3.

```
static inline void GPIO_PortDeassertSWInterrupts(GPIO_Type *base, uint16_t u16Pins)
```

De-Assert software interrupt for multiple pins belong to same port which will stop generating interrupt.

This API is only for software testing of a software interrupt capability.

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by `gpio_pin_t`. # `kGPIO_Pin0` | `kGPIO_Pin3` means Pin 0 and Pin 3.

```
static inline void GPIO_PinAssertSWInterrupt(GPIO_Type *base, gpio_pin_t ePin)
```

Assert software interrupt for one pin which will generate interrupt.

This API is only for software testing of a software interrupt capability. When the software interrupt is asserted, an interrupt is generated. The interrupt is generated continually until this software interrupt is de-asserted.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline void GPIO_PinDeassertSWInterrupt(GPIO_Type *base, gpio_pin_t ePin)
```

De-Assert software interrupt for one pin which will stop generating interrupt.

This API is only for software testing of a software interrupt capability.

#### Parameters

- base – GPIO peripheral base pointer

- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline void GPIO_PortEnableInterrupts(GPIO_Type *base, uint16_t u16Pins)
```

Enable interrupt detection for multiple pins belong to same port.

This API is to enable interrupt detection on rising edge or falling edge.

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by `gpio_pin_t`. # `kGPIO_Pin0` | `kGPIO_Pin3` means Pin 0 and Pin 3.

```
static inline void GPIO_PortDisableInterrupts(GPIO_Type *base, uint16_t u16Pins)
```

Disable interrupt detection for multiple pins belong to same port.

This API is to disable interrupt detection on rising edge or falling edge.

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by `gpio_pin_t`. # `kGPIO_Pin0` | `kGPIO_Pin3` means Pin 0 and Pin 3.

```
static inline void GPIO_PinEnableInterrupt(GPIO_Type *base, gpio_pin_t ePin)
```

Enable interrupt detection for one pin.

This API is to enable interrupt detection on rising edge or falling edge.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline void GPIO_PinDisableInterrupt(GPIO_Type *base, gpio_pin_t ePin)
```

Disable interrupt detection for one pin.

This API is to disable interrupt detection on rising edge or falling edge.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

```
static inline uint16_t GPIO_PortGetInterruptPendingStatusFlags(GPIO_Type *base)
```

Get interrupt pending status flags all pins belong to same port.

Get interrupt pending status flags for all pins belong to same port. User need to use the `gpio_pin_t` to OR with the return value, if the result is not 0, this flag is set. otherwise, this flag is not set.

**Note:** this flags can only be cleared by calling `GPIO_PortClearEdgeDetectedStatusFlag` if it is caused by edge detected or by calling `GPIO_PortEnableSWInterrupt` if it is caused by SW interrupt.

```
if (GPIO_PortGetInterruptPendingStatusFlags(GPIOA) & (uint16_t)kGPIO_Pin0)
{
    //Interrupt occurred on GPIOA Pin 0.
}
else
```

(continues on next page)

(continued from previous page)

```
{
//No Interrupt on GPIOA Pin 0.
}
```

**Parameters**

- base – GPIO peripheral base pointer

**Returns**

Interrupt pending status flags all pins belong to same port.

```
static inline uint16_t GPIO_PinGetInterruptPendingStatusFlags(GPIO_Type *base, gpio_pin_t
ePin)
```

Get interrupt pending status flags for one pin.

Get interrupt pending status flags for one pin.

**Note:** this flags can only be cleared by calling `GPIO_PortClearEdgeDetectedStatusFlag` if it is caused by edge detected or by calling `GPIO_PortEnableSWInterrupt` if it is caused by SW interrupt.

**Parameters**

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by `gpio_pin_t`. Note that not all Pins existed in SoC and user need to check the data sheet.

**Return values**

- 1 – Interrupt occurred.
- 0 – No Interrupt.

```
static inline uint16_t GPIO_PortGetEdgeDetectedStatusFlags(GPIO_Type *base)
```

Get Edge detected status flags for all pins belong to same port.

Get edge detected status flags for all pins in the PORT. This status flag can only be detected when interrupt detection is enabled by `GPIO_PortEnableInterrupt` or `GPIO_PinEnableInterrupt`.

```
if (GPIO_PortGetEdgeDetectedStatusFlags(GPIOA) & (uint16_t)kGPIO_Pin0)
{
//An edge detected on GPIOA Pin 0.
}
else
{
//No edge detected on GPIOA Pin 0.
}
```

**Parameters**

- base – GPIO peripheral base pointer

**Returns**

Detected edge status flags for all pins belong to same port.

```
static inline uint8_t GPIO_PinGetEdgeDetectedStatusFlag(GPIO_Type *base, gpio_pin_t ePin)
```

Get Edge detected status flags for one pin.

Get edge detected status flags for one pin. This status flag can only be detected when interrupt detection is enabled by GPIO\_PortEnableInterrupt or GPIO\_PinEnableInterrupt.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by gpio\_pin\_t. Note that not all Pins existed in SoC and user need to check the data sheet.

#### Return values

- 1 – An edge detected.
- 0 – No edge detected.

```
static inline void GPIO_PortClearEdgeDetectedStatusFlags(GPIO_Type *base, uint16_t u16Pins)
```

Clear Edge detected status flags for multiple pins belong to same port.

Clear Edge Detected status flags for multiple pins belong to same port.

#### Parameters

- base – GPIO peripheral base pointer
- u16Pins – GPIO pins which is ORed by gpio\_pin\_t. # kGPIO\_Pin0 | kGPIO\_Pin3 means Pin 0 and Pin 3.

```
static inline void GPIO_PinClearEdgeDetectedStatusFlags(GPIO_Type *base, gpio_pin_t ePin)
```

Clear Edge detected status flags for one pin.

Clear Edge Detected status flags for one pin.

#### Parameters

- base – GPIO peripheral base pointer
- ePin – GPIO pin identifier. User enumerator provided by gpio\_pin\_t. Note that not all Pins existed in SoC and user need to check the data sheet.

```
FSL_GPIO_DRIVER_VERSION
```

GPIO driver version.

```
enum _gpio_pin
```

GPIO Pin identifier with each pin get a unique bit thus they can be ORed.

*Values:*

```
enumerator kGPIO_Pin0
```

GPIO PORT Pin 0.

```
enumerator kGPIO_Pin1
```

GPIO PORT Pin 1.

```
enumerator kGPIO_Pin2
```

GPIO PORT Pin 2.

```
enumerator kGPIO_Pin3
```

GPIO PORT Pin 3.

```
enumerator kGPIO_Pin4
```

GPIO PORT Pin 4.

```
enumerator kGPIO_Pin5
```

GPIO PORT Pin 5.

```
enumerator kGPIO_Pin6
```

GPIO PORT Pin 6.

enumerator kGPIO\_Pin7  
GPIO PORT Pin 7.

enumerator kGPIO\_Pin8  
GPIO PORT Pin 8.

enumerator kGPIO\_Pin9  
GPIO PORT Pin 9.

enumerator kGPIO\_Pin10  
GPIO PORT Pin 10.

enumerator kGPIO\_Pin11  
GPIO PORT Pin 11.

enumerator kGPIO\_Pin12  
GPIO PORT Pin 12.

enumerator kGPIO\_Pin13  
GPIO PORT Pin 13.

enumerator kGPIO\_Pin14  
GPIO PORT Pin 14.

enumerator kGPIO\_Pin15  
GPIO PORT Pin 15.

enum \_gpio\_peripheral\_mode  
GPIO Pin peripheral/gpio mode option.

*Values:*

enumerator kGPIO\_ModeGpio  
Set GPIO pin as GPIO Mode.

enumerator kGPIO\_ModePeripheral  
Set GPIO pin as Peripheral Mode.

enum \_gpio\_direction  
GPIO Pin input/output direction option.

*Values:*

enumerator kGPIO\_DigitalInput  
Set GPIO pin as digital input.

enumerator kGPIO\_DigitalOutput  
Set GPIO pin as digital output.

enum \_gpio\_pull\_mode  
GPIO Pin pull resistor mode option.

*Values:*

enumerator kGPIO\_PullDown  
Internal pull-down resistor is enabled.

enumerator kGPIO\_PullUp  
Internal pull-up resistor is enabled.

enumerator kGPIO\_PullDisable  
Internal pull-up/down resistor is disabled.

enum `_gpio_output_mode`

GPIO Pin output mode option.

*Values:*

enumerator `kGPIO_OutputOpenDrain`

Open drain output mode.

enumerator `kGPIO_OutputPushPull`

Push pull output mode.

enum `_gpio_output_level`

GPIO Pin output High/Low level option.

*Values:*

enumerator `kGPIO_OutputLow`

Set GPIO pin output low voltage level.

enumerator `kGPIO_OutputHigh`

Set GPIO pin output high voltage level.

enum `_gpio_output_slew_rate`

GPIO Pin output Fast/Slow slew rate option.

*Values:*

enumerator `kGPIO_SlewRateFast`

Set GPIO pin output Fast slew rate.

enumerator `kGPIO_SlewRateSlow`

Set GPIO pin output Slow slew rate.

enum `_gpio_output_drive_strength`

GPIO Pin output High/Low drive strength option.

*Values:*

enumerator `kGPIO_DriveStrengthLow`

Set GPIO pin output Low-drive strength.

enumerator `kGPIO_DriveStrengthHigh`

Set GPIO pin output High-drive strength.

enum `_gpio_interrupt_mode`

GPIO Pin interrupt detect option.

*Values:*

enumerator `kGPIO_InterruptRisingEdge`

Interrupt on rising edge.

enumerator `kGPIO_InterruptFallingEdge`

Interrupt on falling edge.

enumerator `kGPIO_InterruptDisable`

Interrupt is disabled.

typedef enum `_gpio_pin` `gpio_pin_t`

GPIO Pin identifier with each pin get a unique bit thus they can be ORed.

typedef enum `_gpio_peripheral_mode` `gpio_peripheral_mode_t`

GPIO Pin peripheral/gpio mode option.

typedef enum *\_gpio\_direction* gpio\_direction\_t

GPIO Pin input/output direction option.

typedef enum *\_gpio\_pull\_mode* gpio\_pull\_mode\_t

GPIO Pin pull resistor mode option.

typedef enum *\_gpio\_output\_mode* gpio\_output\_mode\_t

GPIO Pin output mode option.

typedef enum *\_gpio\_output\_level* gpio\_output\_level\_t

GPIO Pin output High/Low level option.

typedef enum *\_gpio\_output\_slew\_rate* gpio\_output\_slew\_rate\_t

GPIO Pin output Fast/Slow slew rate option.

typedef enum *\_gpio\_output\_drive\_strength* gpio\_output\_drive\_strength\_t

GPIO Pin output High/Low drive strength option.

typedef enum *\_gpio\_interrupt\_mode* gpio\_interrupt\_mode\_t

GPIO Pin interrupt detect option.

typedef struct *\_gpio\_config* gpio\_config\_t

GPIO Pin configuration covering all configurable fields when GPIO is configured in GPIO mode.

GPIO\_MUX\_ENUM\_TO\_PORT\_INDEX(emux)

Helper MACRO function to extract Port Index. (GPIOA, GPIOB, GPIOC, and so on.) The fields located in bit 8 - bit 11.

GPIO\_MUX\_ENUM\_TO\_PIN\_INDEX(emux)

Helper MACRO function to extract Pin Index. The fields located in bit 4 - bit 7.

GPIO\_MUX\_ENUM\_TO\_REG\_VALUE(emux)

Helper MACRO function to extract Pin mux config register value. The fields located in bit 0 - bit 1.

GPIO\_MUX\_ENUM\_TO\_PIN\_MASK(emux)

Helper MACRO function to extract Pin mux config mask.

GPIO\_MUX\_ENUM\_TO\_PIN\_VALUE(emux)

Helper MACRO function to extract Pin mux config register value on a GPIO Pin.

struct *\_gpio\_config*

*#include <fsl\_gpio.h>* GPIO Pin configuration covering all configurable fields when GPIO is configured in GPIO mode.

### Public Members

*gpio\_direction\_t* eDirection

GPIO direction, input or output

*gpio\_peripheral\_mode\_t* eMode

GPIO mode as peripheral or GPIO

*gpio\_peripheral\_mux\_t* eMux

Set the peripheral type if GPIO is configured as peripheral

*gpio\_output\_mode\_t* eOutMode

GPIO Open-Drain/Push-Pull output mode.

- gpio\_output\_slew\_rate\_t* eSlewRate  
GPIO Fast/Slow slew rate output mode.
- gpio\_output\_level\_t* eOutLevel  
GPIO Output High/Low level.
- gpio\_output\_drive\_strength\_t* eDriveStrength  
GPIO output Drive strength High/Low.
- gpio\_pull\_mode\_t* ePull  
GPIO Pull resistor mode configuration.
- gpio\_interrupt\_mode\_t* eInterruptMode  
GPIO interrupt detection condition configuration.

## 2.37 The Driver Change Log

## 2.38 GPIO Peripheral and Driver Overview

## 2.39 INTC: Interrupt Controller Driver

```
static inline void INTC_SetIRQPriorityNum(IRQn_Type eIrq, uint8_t u8PriorityNum)
```

Disable IRQ or Enable IRQ with priority.

There are similar function in `fsl_common`:

- `EnableIRQWithPriority`,
- `DisableIRQ`,
- `EnableIRQ`,
- `IRQ_SetPriority`.

This function is faster and simpler than those in `fsl_common`. Generally, this function and IRQ functions in `fsl_common` are either-or, don't use them together for same IRQn type, but feasible that different IRQn type use them simultaneously, for example: It is OK `OCCS_IRQn` use `INTC_SetIRQPriorityLevel`, and `ADC12_CC1_IRQn` use `EnableIRQWithPriority`. It is NOT OK that `OCCS_IRQn` use `INTC_SetIRQPriorityLevel` and `EnableIRQWithPriority` simultaneously.

---

**Note:** Please note a none-zero priority number does directly map to priority level, simple summary is as below, you could check RM INTC chapter for more details.

- Some IPs have priority level 1~3, maps priority number 1 to priority 1, 2 to priority 2, 3 to priority 3.
  - Some IPs have priority level 0~2, maps priority number 1 to priority 0, 2 to priority 1, 3 to priority 2.
- 

### Parameters

- `eIrq` – The IRQ number.
- `u8PriorityNum` – IRQ interrupt priority number.
  - 0: disable IRQ.

- 1-3: enable IRQ and set its priority, 3 is the highest priority for this IRQ and 1 is the lowest priority.

static inline void INTC\_SetVectorBaseAddress(uint32\_t u32VectorBaseAddr)

Set the base address vector table. The value in INTC\_VBA is used as the upper 13 bits of the interrupt vector VAB[20:0].

#### Parameters

- u32VectorBaseAddr – Vector table base address. The address requires 256 words (512 bytes) aligned. Take the vector table in MC56F83xxx\_Vectors.c as example for how to implement this table.

static inline void INTC\_SetFastIRQVectorHandler0(vector\_type\_t eVector, fast\_irq\_handler pfHandler)

Set the IRQ handler for fast IRQ0. The INTC takes the vector address from the appropriate FIVAL0 and FIVAH0 registers, instead of generating an address that is an offset from the vector base address (VBA).

#### Parameters

- eVector – The vector number.
- pfHandler – Pointer to the fast IRQ handler function, see fast\_irq\_handler definition for more info.

static inline void INTC\_SetFastIRQVectorHandler1(vector\_type\_t eVector, fast\_irq\_handler pfHandler)

Set the IRQ handler for fast IRQ1. The INTC takes the vector address from the appropriate FIVAL1 and FIVAH1 registers, instead of generating an address that is an offset from the vector base address (VBA).

#### Parameters

- eVector – The eVector number.
- pfHandler – Pointer to the fast IRQ handler function, see @ ref fast\_irq\_handler definition for more info.

static inline uint8\_t INTC\_GetIRQPermittedPriorityLevel(void)

Get IRQ permitted priority levels. Interrupt exceptions may be nested to allow the servicing of an IRQ with higher priority than the current exception.

The return value indicate the priority level needed for a new IRQ to interrupt the current interrupt being sent to the Core.

#### Return values

- 0 – Required nested exception priority levels are 0, 1, 2, or 3.
- 1 – Required nested exception priority levels are 1, 2, or 3.
- 2 – Required nested exception priority levels are 2 or 3.
- 3 – Required nested exception priority level is 3.

static inline bool INTC\_GetPendingIRQ(vector\_type\_t eVector)

Check if IRQ is pending for execution. Before the ISR is entered, IRQ is pending. After the ISR is entered, the IRQ is not pending.

#### Parameters

- eVector – The IRQ vector number.

#### Return values

True – if interrupt is pending, otherwise return false.

```
static inline uint16_t INTC_GetLatestRespondedVectorNumber(void)
```

Get the latest responded IRQ's vector number. It shows the Vector Address Bus used at the time the last IRQ was taken.

---

**Note:** Return value of the function call could be different according to where the function call is invoked.

- when called in normal ISR handler, it returns current ISR's vector number defined in `vector_type_t`.
  - when called in fast IRQ handler, it returns the lower address bits of the jump address.
  - when called in none ISR handler code, it returns previous responded IRQ vector number defined in `vector_type_t` or fast IRQ low address bits.
- 

### Returns

The latest vector number.

```
FSL_INTC_DRIVER_VERSION
```

INTC driver version.

```
typedef void (*fast_irq_handler)(void)
```

The handle of the fast irq handler function.

Normally this function should be guarded by: `#pragma interrupt fast` and `#pragma interrupt off`.

```
INTC_DisableIRQ(x)
```

Macro to disable the IRQ.

```
INTC_PEND_REG_INDEX(x)
```

Helper Macro function to extract IRQ pending register index comparing to `INTC_IRQP0`.

```
INTC_PEND_BIT_INDEX(x)
```

Helper Macro function to extract pending IRQs bit index.

```
INTC_TYPE_REG_INDEX(x)
```

Helper Macro function to extract IRQ priority register index comparing to `INTC_IRP0`.

```
INTC_TYPE_BIT_INDEX(x)
```

Helper Macro function to extract IRQs priority bit index.

## 2.40 The Driver Change Log

### 2.41 INTC Peripheral and Driver Overview

### 2.42 Common Driver

```
status_t EnableIRQWithPriority(IRQn_Type irq, uint8_t priNum)
```

Enable the IRQ, and also set the interrupt priority.

- Some IPs maps 1 to priority 1, 2 to priority 2, 3 to priority 3
- Some IPs maps 1 to priority 0, 2 to priority 1, 3 to priority 2

User should check chip's RM to get its corresponding interrupt priority.

When `priNum` set as 0, then `SDK_DSC_DEFAULT_INT_PRIO` is set instead. When `priNum` set as number larger than 3, then only the 2 LSB take effect, for example, setting `priNum` to 5 is the same with setting it to 1.

This function configures INTC module, application could call the INTC driver directly for the same purpose.

---

**Note:** The parameter `priNum` is range in 1~3, and its value is **NOT** directly map to interrupt priority.

---

### Parameters

- `irq` – The IRQ to enable.
- `priNum` – Priority number set to interrupt controller register. Larger number means higher priority. The allowed range is 1~3, and its value is **NOT** directly map to interrupt priority. In other words, the same priority number means different interrupt priority levels for different IRQ, please check reference manual for the relationship. When pass in 0, then `SDK_DSC_DEFAULT_INT_PRIO` is set to priority register.

### Returns

Currently only returns `kStatus_Success`, will enhance in the future.

*status\_t* DisableIRQ(IRQn\_Type irq)

Disable specific interrupt.

This function configures INTC module, application could call the INTC driver directly for the same purpose.

### Parameters

- `irq` – The IRQ to disable.

### Returns

Currently only returns `kStatus_Success`, will enhance in the future.

*status\_t* EnableIRQ(IRQn\_Type irq)

Enable specific interrupt.

The recommended workflow is calling `IRQ_SetPriority` first, then call `EnableIRQ`. If `IRQ_SetPriority` is not called first, then the interrupt is enabled with default priority value `SDK_DSC_DEFAULT_INT_PRIO`.

Another recommended workflow is calling `EnableIRQWithPriority` directly, it is the same with calling `IRQ_SetPriority + EnableIRQ`.

This function configures INTC module, application could call the INTC driver directly for the same purpose.

### Parameters

- `irq` – The IRQ to enable.

### Returns

Currently only returns `kStatus_Success`, will enhance in the future.

*status\_t* IRQ\_SetPriority(IRQn\_Type irq, uint8\_t priNum)

Set the IRQ priority.

- Some IPs maps 1 to priority 1, 2 to priority 2, 3 to priority 3

- Some IPs maps 1 to priority 0, 2 to priority 1, 3 to priority 2

User should check chip's RM to get its corresponding interrupt priority

When `priNum` set as 0, then `SDK_DSC_DEFAULT_INT_PRIO` is set instead. When `priNum` set as number larger than 3, then only the 2 LSB take effect, for example, setting `priNum` to 5 is the same with setting it to 1.

This function configures INTC module, application could call the INTC driver directly for the same purpose.

---

**Note:** The parameter `priNum` is range in 1~3, and its value is **NOT** directly map to interrupt priority.

---

### Parameters

- `irq` – The IRQ to set.
- `priNum` – Priority number set to interrupt controller register. Larger number means higher priority, 0 means disable the interrupt. The allowed range is 0~3, and its value is **NOT** directly map to interrupt priority. In other words, the same priority number means different interrupt priority levels for different IRQ, please check reference manual for the relationship.

### Returns

Currently only returns `kStatus_Success`, will enhance in the future.

`FSL_COMMON_DRIVER_VERSION`

common driver version.

`DEBUG_CONSOLE_DEVICE_TYPE_NONE`

No debug console.

`DEBUG_CONSOLE_DEVICE_TYPE_UART`

Debug console based on UART.

`DEBUG_CONSOLE_DEVICE_TYPE_LPUART`

Debug console based on LPUART.

`DEBUG_CONSOLE_DEVICE_TYPE_LPSCI`

Debug console based on LPSCI.

`DEBUG_CONSOLE_DEVICE_TYPE_USBCDC`

Debug console based on USBCDC.

`DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM`

Debug console based on FLEXCOMM.

`DEBUG_CONSOLE_DEVICE_TYPE_IUART`

Debug console based on i.MX UART.

`DEBUG_CONSOLE_DEVICE_TYPE_VUSART`

Debug console based on LPC\_VUSART.

`DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART`

Debug console based on LPC\_USART.

`DEBUG_CONSOLE_DEVICE_TYPE_SWO`

Debug console based on SWO.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_QSCI

Debug console based on QSCI.

MIN(a, b)

Computes the minimum of *a* and *b*.

MAX(a, b)

Computes the maximum of *a* and *b*.

UINT16\_MAX

Max value of uint16\_t type.

UINT32\_MAX

Max value of uint32\_t type.

USEC\_TO\_COUNT(us, clockFreqInHz)

Macro to convert a microsecond period to raw count value

COUNT\_TO\_USEC(count, clockFreqInHz)

Macro to convert a raw count value to microsecond

MSEC\_TO\_COUNT(ms, clockFreqInHz)

Macro to convert a millisecond period to raw count value

COUNT\_TO\_MSEC(count, clockFreqInHz)

Macro to convert a raw count value to millisecond

SDK\_ALIGN(var, alignbytes)

Macro to define a variable with alignbytes alignment

AT\_NONCACHEABLE\_SECTION(var)

AT\_NONCACHEABLE\_SECTION\_ALIGN(var, alignbytes)

AT\_NONCACHEABLE\_SECTION\_INIT(var)

AT\_NONCACHEABLE\_SECTION\_ALIGN\_INIT(var, alignbytes)

enum \_status\_groups

Status group numbers.

*Values:*

enumerator kStatusGroup\_Generic

Group number for generic status codes.

enumerator kStatusGroup\_FLASH

Group number for FLASH status codes.

enumerator kStatusGroup\_LPSPi

Group number for LPSPi status codes.

enumerator kStatusGroup\_FLEXIO\_SPI

Group number for FLEXIO SPI status codes.

enumerator kStatusGroup\_DSPI

Group number for DSPI status codes.

enumerator kStatusGroup\_FLEXIO\_UART

Group number for FLEXIO UART status codes.

enumerator kStatusGroup\_FLEXIO\_I2C

Group number for FLEXIO I2C status codes.

enumerator kStatusGroup\_LPI2C  
Group number for LPI2C status codes.

enumerator kStatusGroup\_UART  
Group number for UART status codes.

enumerator kStatusGroup\_I2C  
Group number for UART status codes.

enumerator kStatusGroup\_LPSCI  
Group number for LPSCI status codes.

enumerator kStatusGroup\_LPUART  
Group number for LPUART status codes.

enumerator kStatusGroup\_SPI  
Group number for SPI status code.

enumerator kStatusGroup\_XRDC  
Group number for XRDC status code.

enumerator kStatusGroup\_SEMA42  
Group number for SEMA42 status code.

enumerator kStatusGroup\_SDHC  
Group number for SDHC status code

enumerator kStatusGroup\_SDMMC  
Group number for SDMMC status code

enumerator kStatusGroup\_SAI  
Group number for SAI status code

enumerator kStatusGroup\_MCG  
Group number for MCG status codes.

enumerator kStatusGroup\_SCG  
Group number for SCG status codes.

enumerator kStatusGroup\_SDSPI  
Group number for SDSPI status codes.

enumerator kStatusGroup\_FLEXIO\_I2S  
Group number for FLEXIO I2S status codes

enumerator kStatusGroup\_FLEXIO\_MCULCD  
Group number for FLEXIO LCD status codes

enumerator kStatusGroup\_FLASHIAP  
Group number for FLASHIAP status codes

enumerator kStatusGroup\_FLEXCOMM\_I2C  
Group number for FLEXCOMM I2C status codes

enumerator kStatusGroup\_I2S  
Group number for I2S status codes

enumerator kStatusGroup\_IUART  
Group number for IUART status codes

enumerator kStatusGroup\_CSI  
Group number for CSI status codes

- enumerator `kStatusGroup_MIPIDSI`  
Group number for MIPI DSI status codes
- enumerator `kStatusGroup_SDRAMC`  
Group number for SDRAMC status codes.
- enumerator `kStatusGroup_POWER`  
Group number for POWER status codes.
- enumerator `kStatusGroup_ENET`  
Group number for ENET status codes.
- enumerator `kStatusGroup_PHY`  
Group number for PHY status codes.
- enumerator `kStatusGroup_TRGMUX`  
Group number for TRGMUX status codes.
- enumerator `kStatusGroup_SMARTCARD`  
Group number for SMARTCARD status codes.
- enumerator `kStatusGroup_LMEM`  
Group number for LMEM status codes.
- enumerator `kStatusGroup_QSPI`  
Group number for QSPI status codes.
- enumerator `kStatusGroup_DMA`  
Group number for DMA status codes.
- enumerator `kStatusGroup_EDMA`  
Group number for EDMA status codes.
- enumerator `kStatusGroup_DMAMGR`  
Group number for DMAMGR status codes.
- enumerator `kStatusGroup_FLEXCAN`  
Group number for FlexCAN status codes.
- enumerator `kStatusGroup_LTC`  
Group number for LTC status codes.
- enumerator `kStatusGroup_FLEXIO_CAMERA`  
Group number for FLEXIO CAMERA status codes.
- enumerator `kStatusGroup_LPC_SPI`  
Group number for LPC\_SPI status codes.
- enumerator `kStatusGroup_LPC_USART`  
Group number for LPC\_USART status codes.
- enumerator `kStatusGroup_DMIC`  
Group number for DMIC status codes.
- enumerator `kStatusGroup_SDIF`  
Group number for SDIF status codes.
- enumerator `kStatusGroup_SPIFI`  
Group number for SPIFI status codes.
- enumerator `kStatusGroup_OTP`  
Group number for OTP status codes.

enumerator kStatusGroup\_MCAN  
Group number for MCAN status codes.

enumerator kStatusGroup\_CAAM  
Group number for CAAM status codes.

enumerator kStatusGroup\_ECSPi  
Group number for ECSPi status codes.

enumerator kStatusGroup\_USDHC  
Group number for USDHC status codes.

enumerator kStatusGroup\_LPC\_I2C  
Group number for LPC\_I2C status codes.

enumerator kStatusGroup\_DCP  
Group number for DCP status codes.

enumerator kStatusGroup\_MSCAN  
Group number for MSCAN status codes.

enumerator kStatusGroup\_ESAI  
Group number for ESAI status codes.

enumerator kStatusGroup\_FLEXSPI  
Group number for FLEXSPI status codes.

enumerator kStatusGroup\_MMDC  
Group number for MMDC status codes.

enumerator kStatusGroup\_PDM  
Group number for MIC status codes.

enumerator kStatusGroup\_SDMA  
Group number for SDMA status codes.

enumerator kStatusGroup\_ICs  
Group number for ICS status codes.

enumerator kStatusGroup\_SPDIF  
Group number for SPDIF status codes.

enumerator kStatusGroup\_LPC\_MINISPI  
Group number for LPC\_MINISPI status codes.

enumerator kStatusGroup\_HASHCRYPT  
Group number for Hashcrypt status codes

enumerator kStatusGroup\_LPC\_SPI\_SSP  
Group number for LPC\_SPI\_SSP status codes.

enumerator kStatusGroup\_I3C  
Group number for I3C status codes

enumerator kStatusGroup\_LPC\_I2C\_1  
Group number for LPC\_I2C\_1 status codes.

enumerator kStatusGroup\_NOTIFIER  
Group number for NOTIFIER status codes.

enumerator kStatusGroup\_DebugConsole  
Group number for debug console status codes.

- enumerator `kStatusGroup_SEMC`  
Group number for SEMC status codes.
- enumerator `kStatusGroup_ApplicationRangeStart`  
Starting number for application groups.
- enumerator `kStatusGroup_IAP`  
Group number for IAP status codes
- enumerator `kStatusGroup_SFA`  
Group number for SFA status codes
- enumerator `kStatusGroup_SPC`  
Group number for SPC status codes.
- enumerator `kStatusGroup_PUF`  
Group number for PUF status codes.
- enumerator `kStatusGroup_TOUCH_PANEL`  
Group number for touch panel status codes
- enumerator `kStatusGroup_VBAT`  
Group number for VBAT status codes
- enumerator `kStatusGroup_XSPI`  
Group number for XSPI status codes
- enumerator `kStatusGroup_PNGDEC`  
Group number for PNGDEC status codes
- enumerator `kStatusGroup_JPEGDEC`  
Group number for JPEGDEC status codes
- enumerator `kStatusGroup_AUDMIX`  
Group number for AUDMIX status codes
- enumerator `kStatusGroup_HAL_GPIO`  
Group number for HAL GPIO status codes.
- enumerator `kStatusGroup_HAL_UART`  
Group number for HAL UART status codes.
- enumerator `kStatusGroup_HAL_TIMER`  
Group number for HAL TIMER status codes.
- enumerator `kStatusGroup_HAL_SPI`  
Group number for HAL SPI status codes.
- enumerator `kStatusGroup_HAL_I2C`  
Group number for HAL I2C status codes.
- enumerator `kStatusGroup_HAL_FLASH`  
Group number for HAL FLASH status codes.
- enumerator `kStatusGroup_HAL_PWM`  
Group number for HAL PWM status codes.
- enumerator `kStatusGroup_HAL_RNG`  
Group number for HAL RNG status codes.
- enumerator `kStatusGroup_HAL_I2S`  
Group number for HAL I2S status codes.

- enumerator `kStatusGroup_HAL_ADC_SENSOR`  
Group number for HAL ADC SENSOR status codes.
- enumerator `kStatusGroup_TIMERMANAGER`  
Group number for TiMER MANAGER status codes.
- enumerator `kStatusGroup_SERIALMANAGER`  
Group number for SERIAL MANAGER status codes.
- enumerator `kStatusGroup_LED`  
Group number for LED status codes.
- enumerator `kStatusGroup_BUTTON`  
Group number for BUTTON status codes.
- enumerator `kStatusGroup_EXTERN_EEPROM`  
Group number for EXTERN EEPROM status codes.
- enumerator `kStatusGroup_SHELL`  
Group number for SHELL status codes.
- enumerator `kStatusGroup_MEM_MANAGER`  
Group number for MEM MANAGER status codes.
- enumerator `kStatusGroup_LIST`  
Group number for List status codes.
- enumerator `kStatusGroup_OSA`  
Group number for OSA status codes.
- enumerator `kStatusGroup_COMMON_TASK`  
Group number for Common task status codes.
- enumerator `kStatusGroup_MSG`  
Group number for messaging status codes.
- enumerator `kStatusGroup_SDK_OCOTP`  
Group number for OCOTP status codes.
- enumerator `kStatusGroup_SDK_FLEXSPINOR`  
Group number for FLEXSPINOR status codes.
- enumerator `kStatusGroup_CODEC`  
Group number for codec status codes.
- enumerator `kStatusGroup_ASRC`  
Group number for codec status ASRC.
- enumerator `kStatusGroup_OTFAD`  
Group number for codec status codes.
- enumerator `kStatusGroup_SDIOSLV`  
Group number for SDIOSLV status codes.
- enumerator `kStatusGroup_MECC`  
Group number for MECC status codes.
- enumerator `kStatusGroup_ENET_QOS`  
Group number for ENET\_QOS status codes.
- enumerator `kStatusGroup_LOG`  
Group number for LOG status codes.

- enumerator `kStatusGroup_I3CBUS`  
Group number for I3CBUS status codes.
- enumerator `kStatusGroup_QSCI`  
Group number for QSCI status codes.
- enumerator `kStatusGroup_ELEMU`  
Group number for ELEMU status codes.
- enumerator `kStatusGroup_QUEUEDSPI`  
Group number for QSPI status codes.
- enumerator `kStatusGroup_POWER_MANAGER`  
Group number for POWER\_MANAGER status codes.
- enumerator `kStatusGroup_IPED`  
Group number for IPED status codes.
- enumerator `kStatusGroup_ELS_PKC`  
Group number for ELS PKC status codes.
- enumerator `kStatusGroup_CSS_PKC`  
Group number for CSS PKC status codes.
- enumerator `kStatusGroup_HOSTIF`  
Group number for HOSTIF status codes.
- enumerator `kStatusGroup_CLIF`  
Group number for CLIF status codes.
- enumerator `kStatusGroup_BMA`  
Group number for BMA status codes.
- enumerator `kStatusGroup_NETC`  
Group number for NETC status codes.
- enumerator `kStatusGroup_ELE`  
Group number for ELE status codes.
- enumerator `kStatusGroup_GLIKEY`  
Group number for GLIKEY status codes.
- enumerator `kStatusGroup_AON_POWER`  
Group number for AON\_POWER status codes.
- enumerator `kStatusGroup_AON_COMMON`  
Group number for AON\_COMMON status codes.
- enumerator `kStatusGroup_ENDAT3`  
Group number for ENDAT3 status codes.
- enumerator `kStatusGroup_HIPERFACE`  
Group number for HIPERFACE status codes.
- enumerator `kStatusGroup_NPX`  
Group number for NPX status codes.
- enumerator `kStatusGroup_ELA_CSEC`  
Group number for ELA\_CSEC status codes.
- enumerator `kStatusGroup_FLEXIO_T_FORMAT`  
Group number for T-format status codes.

enumerator kStatusGroup\_FLEXIO\_A\_FORMAT  
Group number for A-format status codes.

Generic status return codes.

*Values:*

enumerator kStatus\_Success  
Generic status for Success.

enumerator kStatus\_Fail  
Generic status for Fail.

enumerator kStatus\_ReadOnly  
Generic status for read only failure.

enumerator kStatus\_OutOfRange  
Generic status for out of range access.

enumerator kStatus\_InvalidArgument  
Generic status for invalid argument check.

enumerator kStatus\_Timeout  
Generic status for timeout.

enumerator kStatus\_NoTransferInProgress  
Generic status for no transfer in progress.

enumerator kStatus\_Busy  
Generic status for module is busy.

enumerator kStatus\_NoData  
Generic status for no data is found for the operation.

typedef int32\_t status\_t  
Type used for all status and error return values.

uint8\_t bool

void \*SDK\_Malloc(size\_t size, size\_t alignbytes)  
Allocate memory with given alignment and aligned size.  
This is provided to support the dynamically allocated memory used in cache-able region.

#### Parameters

- size – The length required to malloc.
- alignbytes – The alignment size.

#### Return values

The – allocated memory.

void SDK\_Free(void \*ptr)  
Free memory.

#### Parameters

- ptr – The memory to be release.

void SDK\_DelayAtLeastUs(uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)  
Delay at least for some time. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

### Parameters

- delayTime\_us – Delay time in unit of microsecond.
- coreClock\_Hz – Core clock frequency with Hz.

static inline uint32\_t DisableGlobalIRQ(void)

Disable the global IRQ.

static inline void EnableGlobalIRQ(uint32\_t irqSts)

Enable the global IRQ.

static inline bool isIRQAllowed(void)

Check if currently core is able to response IRQ.

void SDK\_DelayCoreCycles(uint32\_t u32Num)

Delay core cycles. Please note that, this API uses software loop for delay, the actual delayed time depends on core clock frequency, where the function is located (ram or flash), flash clock, possible interrupt.

### Parameters

- u32Num – Number of core clock cycle which needs to be delayed.

uint32\_t SDK\_CovertUsToCount(uint32\_t u32Us, uint32\_t u32Hz)

Covert us to count with fixed-point calculation.

---

**Note:** u32Us must not be greater than 4294

---

### Parameters

- u32Us – Time in us
- u32Hz – Clock frequency in Hz

### Returns

The count value

uint32\_t SDK\_CovertCountToUs(uint32\_t u32Count, uint32\_t u32Hz)

Covert count to us with fixed-point calculation.

---

**Note:** u32Hz must not be greater than 429496729UL(0xFFFFFFFFUL/10UL)

---

### Parameters

- u32Count – Count value
- u32Hz – Clock frequency in Hz

### Returns

The us value

uint32\_t SDK\_CovertMsToCount(uint32\_t u32Ms, uint32\_t u32Hz)

Covert ms to count with fixed-point calculation.

---

**Note:** u32Ms must not be greater than 42949UL @ u32Hz = 100M

---

### Parameters

- u32Ms – Time in us

- u32Hz – Clock frequency in Hz

**Returns**

The count value

uint32\_t SDK\_CovertCountToMs(uint32\_t u32Count, uint32\_t u32Hz)

Covert count to ms with fixed-point calculation.

**Note:** u32Hz must not be greater than 429496729UL(0xFFFFFFFFUL/10UL)

**Parameters**

- u32Count – Count value
- u32Hz – Clock frequency in Hz

**Returns**

The us value

void SDK\_DelayAtLeastMs(uint32\_t delayTime\_ms, uint32\_t coreClock\_Hz)

Delay at least for some time in millisecond unit. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

**Parameters**

- delayTime\_ms – Delay time in unit of millisecond.
- coreClock\_Hz – Core clock frequency with Hz.

FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ

Macro to use the default weak IRQ handler in drivers.

MAKE\_STATUS(group, code)

Construct a status code value from a group and code number.

MAKE\_VERSION(major, minor, bugfix)

Construct the version number for drivers.

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

Unused	Major Version	Minor Version	Bug Fix	
31	25 24	17 16	9 8	0

ARRAY\_SIZE(x)

Computes the number of elements in an array.

UINT64\_H(X)

Macro to get upper 32 bits of a 64-bit value

UINT64\_L(X)

Macro to get lower 32 bits of a 64-bit value

SUPPRESS\_FALL\_THROUGH\_WARNING()

For switch case code block, if case section ends without “break;” statement, there will be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc. To suppress this warning, “SUPPRESS\_FALL\_THROUGH\_WARNING();” need to be added at the end of each case section which misses “break;”statement.

true

false

SDK\_ISR\_EXIT\_BARRIER

SDK\_DSC\_DEFAULT\_INT\_PRIO

Default DSC interrupt priority number.

SetIRQBasePriority(x)

Set base core IRQ priority, that core will response the interrupt request with priority >= base IRQ priority.

PeriphReadReg(reg)

Read register value.

Example: val = PeriphReadReg(OCCS->OSCTL2);

**Parameters**

- reg – Register name.

**Returns**

The value of register.

PeriphWriteReg(reg, data)

Write data to register.

Example: PeriphWriteReg(OCCS->OSCTL2, 0x278U);

**Parameters**

- reg – Register name.
- data – Data wrote to register.

PeriphSetBits(reg, bitMask)

Set specified bits in register.

Example: PeriphSetBits(OCCS->OSCTL2, 0x12U);

**Parameters**

- reg – Register name.
- bitMask – Bits mask, set bits will be set in the register.

PeriphClearBits(reg, bitMask)

Clear specified bits in register.

Example: PeriphClearBits(OCCS->OSCTL2, 0x12U);

**Parameters**

- reg – Register name.
- bitMask – Bits mask, set bits will be cleared in the register.

PeriphInvertBits(reg, bitMask)

Invert specified bits in register.

Example: PeriphInvertBits(OCCS->OSCTL2, 0x12U);

**Parameters**

- reg – Register name.
- bitMask – Bits mask, set bits will be inverted in the register.

PeriphGetBits(reg, bitMask)

Get specified bits in register.

Example: val = PeriphGetBits(OCCS->OSCTL2, 0x23U);

**Parameters**

- reg – Register name.
- bitMask – Bits mask, specify the getting bits.

**Returns**

The value of specified bits.

PeriphWriteBitGroup(reg, bitMask, bitValue)

Write group of bits to register.

Example:                   PeriphWriteBitGroup(OCCS->DIVBY,       OCCS\_DIVBY\_COD\_MASK, OCCS\_DIVBY\_COD(23U));  
PeriphWriteBitGroup(OCCS->DIVBY, OCCS\_DIVBY\_COD\_MASK | OCCS\_DIVBY\_PLLDB\_MASK, \ OCCS\_DIVBY\_COD(23U) | OCCS\_DIVBY\_PLLDB(49U));

**Parameters**

- reg – Register name.
- bitMask – Bits mask, mask of the group of bits.
- bitValue – This value will be written into the bit group specified by parameter bitMask.

PeriphSafeClearFlags(reg, allFlagsMask, flagMask)

Clear (acknowledge) flags which are active-high and are cleared-by-write-one.

This macro is useful when a register is comprised by normal read-write bits and cleared-by-write-one bits. Example: PeriphSafeClearFlags(PWMA->FAULT[0].FSTS, PWM\_FSTS\_FFLAG\_MASK, PWM\_FSTS\_FFLAG(2));

**Parameters**

- reg – Register name.
- allFlagsMask – Mask for all flags which are active-high and are cleared-by-write-one.
- flagMask – The selected flags(cleared-by-write-one) which are supposed to be cleared.

PeriphSafeClearBits(reg, allFlagsMask, bitMask)

Clear selected bits without modifying (acknowledge) bit flags which are active-high and are cleared-by-write-one.

This macro is useful when a register is comprised by normal read-write bits and cleared-by-write-one bits. Example: PeriphSafeClearBits(PWMA->FAULT[0].FSTS, PWM\_FSTS\_FFLAG\_MASK, PWM\_FSTS\_FHALF(2));

**Parameters**

- reg – Register name.
- allFlagsMask – Mask for all flags which are active-high and are cleared-by-write-one.
- bitMask – The selected bits which are supposed to be cleared.

PeriphSafeSetBits(reg, allFlagsMask, bitMask)

Set selected bits without modifying (acknowledge) bit flags which are active-high and are cleared-by-write-one.

This macro is useful when a register is comprised by normal read-write bits and cleared-by-write-one bits. Example: PeriphSafeSetBits(PWMA->FAULT[0].FSTS, PWM\_FSTS\_FFLAG\_MASK, PWM\_FSTS\_FHALF(2));

**Parameters**

- reg – Register name.

- allFlagsMask – Mask for all flags which are active-high and are cleared-by-write-one.
- bitMask – The selected bits which are supposed to be set.

PeriphSafeWriteBitGroup(reg, allFlagsMask, bitMask, bitValue)

Write group of bits without modifying (acknowledge) bit flags which are active-high and are cleared-by-write-one.

This macro is useful when a register is comprised by normal read-write bits and cleared-by-write-one bits. Example: PeriphSafeWriteBitGroup(PWMA->FAULT[0].FSTS, PWM\_FSTS\_FFLAG\_MASK, PWM\_FSTS\_FHALF\_MASK, PWM\_FSTS\_FHALF(3U)); PeriphSafeWriteBitGroup(PWMA->FAULT[0].FSTS, PWM\_FSTS\_FFLAG\_MASK, PWM\_FSTS\_FHALF\_MASK | PWM\_FSTS\_FFULL\_MASK, \ PWM\_FSTS\_FHALF(3U) | PWM\_FSTS\_FFULL(2U));

#### Parameters

- reg – Register name.
- allFlagsMask – Mask for all flags which are active-high and are cleared-by-write-one.
- bitMask – Bits mask, mask of the group of bits.
- bitValue – This value will be written into the bit group specified by parameter bitMask.

SDK\_GET\_REGISTER\_BYTE\_ADDR(ipType, ipBase, regName)

Get IP register byte address with uint32\_t type.

This macro is useful when a register byte address is required, especially in SDM mode. Example: SDK\_GET\_REGISTER\_BYTE\_ADDR(ADC\_Type, ADC, RSLT[0]);

#### Parameters

- ipType – IP register mapping struct type.
- ipBase – IP instance base pointer, WORD address.
- regName – Member register name of IP register mapping struct.

MSDK\_REG\_SECURE\_ADDR(x)

MSDK\_REG\_NONSECURE\_ADDR(x)

## 2.43 LPI2C: Low Power Inter-Integrated Circuit Driver

enum \_lpi2c\_master\_status\_flags

LPI2C master peripheral flags.

The following status register flags can be cleared:

- kLPI2C\_MasterEndOfPacketInterruptFlag
- kLPI2C\_MasterStopDetectInterruptFlag
- kLPI2C\_MasterNackDetectInterruptFlag
- kLPI2C\_MasterArbitrationLostInterruptFlag
- kLPI2C\_MasterFifoErrInterruptFlag
- kLPI2C\_MasterPinLowTimeoutInterruptFlag
- kLPI2C\_MasterDataMatchInterruptFlag

All flags except `kLPI2C_MasterBusyFlag` and `kLPI2C_MasterBusBusyFlag` can be enabled as interrupts.

---

**Note:** These enums are meant to be OR'd together to form a bit mask.

---

*Values:*

enumerator `kLPI2C_MasterTxReadyInterruptFlag`  
Transmit data interrupt flag

enumerator `kLPI2C_MasterRxReadyInterruptFlag`  
Receive data interrupt flag

enumerator `kLPI2C_MasterEndOfPacketInterruptFlag`  
End Packet interrupt flag

enumerator `kLPI2C_MasterStopDetectInterruptFlag`  
Stop detect interrupt flag

enumerator `kLPI2C_MasterNackDetectInterruptFlag`  
NACK detect interrupt flag

enumerator `kLPI2C_MasterArbitrationLostInterruptFlag`  
Arbitration lost interrupt flag

enumerator `kLPI2C_MasterFifoErrInterruptFlag`  
FIFO error interrupt flag

enumerator `kLPI2C_MasterPinLowTimeoutInterruptFlag`  
Pin low timeout interrupt flag

enumerator `kLPI2C_MasterDataMatchInterruptFlag`  
Data match interrupt flag

enumerator `kLPI2C_MasterBusyFlag`  
Master busy flag

enumerator `kLPI2C_MasterBusBusyFlag`  
Bus busy flag All flags

enumerator `kLPI2C_MasterStatusAllFlags`

enumerator `kLPI2C_MasterClearInterruptFlags`  
All flags which are cleared by the driver upon starting a transfer.

enumerator `kLPI2C_MasterIrqFlags`  
IRQ sources enabled by the non-blocking transactional API.

enumerator `kLPI2C_MasterErrorInterruptFlags`  
Errors to check for.

enum `_lpi2c_slave_status_flags`  
LPI2C slave peripheral flags.

The following status register flags can be cleared:

- `kLPI2C_SlaveRepeatedStartDetectInterruptFlag`
- `kLPI2C_SlaveStopDetectInterruptFlag`
- `kLPI2C_SlaveBitErrInterruptFlag`
- `kLPI2C_SlaveFifoErrInterruptFlag`

All flags except `kLPI2C_SlaveBusyFlag` and `kLPI2C_SlaveBusBusyFlag` can be enabled as interrupts.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask.

---

*Values:*

- enumerator `kLPI2C_SlaveTxReadyInterruptFlag`  
Transmit data interrupt flag
- enumerator `kLPI2C_SlaveRxReadyInterruptFlag`  
Receive data interrupt flag
- enumerator `kLPI2C_SlaveAddressValidInterruptFlag`  
Address valid interrupt flag
- enumerator `kLPI2C_SlaveTransmitAckInterruptFlag`  
Transmit ACK interrupt flag
- enumerator `kLPI2C_SlaveRepeatedStartDetectInterruptFlag`  
Repeated start detect interrupt flag
- enumerator `kLPI2C_SlaveStopDetectInterruptFlag`  
Stop detect interrupt flag
- enumerator `kLPI2C_SlaveBitErrInterruptFlag`  
Bit error interrupt flag
- enumerator `kLPI2C_SlaveFifoErrInterruptFlag`  
FIFO error interrupt flag
- enumerator `kLPI2C_SlaveAddressMatch0InterruptFlag`  
Address match 0 interrupt flag
- enumerator `kLPI2C_SlaveAddressMatch1InterruptFlag`  
Address match 1 interrupt flag
- enumerator `kLPI2C_SlaveGeneralCallInterruptFlag`  
General call interrupt flag
- enumerator `kLPI2C_SlaveSmbusAlertRespInterruptFlag`  
SMBus alert response interrupt flag
- enumerator `kLPI2C_SlaveBusyFlag`  
Master busy flag
- enumerator `kLPI2C_SlaveBusBusyFlag`  
Bus busy flag All flags
- enumerator `kLPI2C_SlaveStatusAllFlags`
- enumerator `kLPI2C_SlaveClearInterruptFlags`  
All flags which are cleared by the driver upon starting a transfer.
- enumerator `kLPI2C_SlaveIrqFlags`  
IRQ sources enabled by the non-blocking transactional API.
- enumerator `kLPI2C_SlaveErrorInterruptFlags`  
Errors to check for.

```
static inline uint16_t LPI2C_MasterGetStatusFlags(LPI2C_Type *base)
```

Gets the LPI2C master status flags.

A bit mask with the state of all LPI2C master status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

**See also:**

`_lpi2c_master_status_flags`

**Parameters**

- `base` – The LPI2C peripheral base address.

**Returns**

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

```
static inline void LPI2C_MasterClearStatusFlags(LPI2C_Type *base, uint16_t u16StatusFlags)
```

Clears the LPI2C master status flag state.

The following status register flags can be cleared:

- `kLPI2C_MasterEndOfPacketInterruptFlag`
- `kLPI2C_MasterStopDetectInterruptFlag`
- `kLPI2C_MasterNackDetectInterruptFlag`
- `kLPI2C_MasterArbitrationLostInterruptFlag`
- `kLPI2C_MasterFifoErrInterruptFlag`
- `kLPI2C_MasterPinLowTimeoutInterruptFlag`
- `kLPI2C_MasterDataMatchInterruptFlag`

Attempts to clear other flags has no effect.

**See also:**

`_lpi2c_master_status_flags`.

**Parameters**

- `base` – The LPI2C peripheral base address.
- `u16StatusFlags` – A bitmask of status flags that are to be cleared. The mask is composed of `_lpi2c_master_status_flags` enumerators OR'd together. You may pass the result of a previous call to `LPI2C_MasterGetStatusFlags()`.

```
static inline uint16_t LPI2C_SlaveGetStatusFlags(LPI2C_Type *base)
```

Gets the LPI2C slave status flags.

A bit mask with the state of all LPI2C slave status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

**See also:**

`_lpi2c_slave_status_flags`

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

```
static inline void LPI2C_SlaveClearStatusFlags(LPI2C_Type *base, uint16_t u16StatusFlags)
Clears the LPI2C status flag state.
```

The following status register flags can be cleared:

- kLPI2C\_SlaveRepeatedStartDetectInterruptFlag
- kLPI2C\_SlaveStopDetectInterruptFlag
- kLPI2C\_SlaveBitErrInterruptFlag
- kLPI2C\_SlaveFifoErrInterruptFlag

Attempts to clear other flags has no effect.

**See also:**

`_lpi2c_slave_status_flags`.

**Parameters**

- base – The LPI2C peripheral base address.
- u16StatusFlags – A bitmask of status flags that are to be cleared. The mask is composed of `_lpi2c_slave_status_flags` enumerators OR'd together. You may pass the result of a previous call to `LPI2C_SlaveGetStatusFlags()`.

```
enum _lpi2c_master_pin_config
LPI2C pin configuration.
```

*Values:*

```
enumerator kLPI2C_2PinOpenDrain
```

LPI2C Configured for 2-pin open drain mode

```
enumerator kLPI2C_2PinOutputOnly
```

LPI2C Configured for 2-pin output only mode (ultra-fast mode)

```
enumerator kLPI2C_2PinPushPull
```

LPI2C Configured for 2-pin push-pull mode

```
enumerator kLPI2C_4PinPushPull
```

LPI2C Configured for 4-pin push-pull mode

```
enumerator kLPI2C_2PinOpenDrainWithSeparateSlave
```

LPI2C Configured for 2-pin open drain mode with separate LPI2C slave

```
enumerator kLPI2C_2PinOutputOnlyWithSeparateSlave
```

LPI2C Configured for 2-pin output only mode(ultra-fast mode) with separate LPI2C slave

```
enumerator kLPI2C_2PinPushPullWithSeparateSlave
```

LPI2C Configured for 2-pin push-pull mode with separate LPI2C slave

```
enumerator kLPI2C_4PinPushPullWithInvertedOutput
```

LPI2C Configured for 4-pin push-pull mode(inverted outputs)

enum `_lpi2c_host_request_source`

LPI2C master host request selection.

*Values:*

enumerator `kLPI2C_HostRequestExternalPin`

Select the LPI2C\_HREQ pin as the host request input

enumerator `kLPI2C_HostRequestInputTrigger`

Select the input trigger as the host request input

enum `_lpi2c_host_request_polarity`

LPI2C master host request pin polarity configuration.

*Values:*

enumerator `kLPI2C_HostRequestPinActiveLow`

Configure the LPI2C\_HREQ pin active low

enumerator `kLPI2C_HostRequestPinActiveHigh`

Configure the LPI2C\_HREQ pin active high

enum `_lpi2c_data_match_config_mode`

LPI2C master data match configuration modes.

*Values:*

enumerator `kLPI2C_MatchDisabled`

LPI2C Match Disabled

enumerator `kLPI2C_1stWordEqualsM0OrM1`

LPI2C Match Enabled and 1st data word equals MATCH0 OR MATCH1

enumerator `kLPI2C_AnyWordEqualsM0OrM1`

LPI2C Match Enabled and any data word equals MATCH0 OR MATCH1

enumerator `kLPI2C_1stWordEqualsM0And2ndWordEqualsM1`

LPI2C Match Enabled and 1st data word equals MATCH0, 2nd data equals MATCH1

enumerator `kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1`

LPI2C Match Enabled and any data word equals MATCH0, next data equals MATCH1

enumerator `kLPI2C_1stWordAndM1EqualsM0AndM1`

LPI2C Match Enabled and 1st data word and MATCH0 equals MATCH0 and MATCH1

enumerator `kLPI2C_AnyWordAndM1EqualsM0AndM1`

LPI2C Match Enabled and any data word and MATCH0 equals MATCH0 and MATCH1

typedef enum `_lpi2c_master_pin_config` `lpi2c_master_pin_config_t`

LPI2C pin configuration.

typedef enum `_lpi2c_host_request_source` `lpi2c_host_request_source_t`

LPI2C master host request selection.

typedef enum `_lpi2c_host_request_polarity` `lpi2c_host_request_polarity_t`

LPI2C master host request pin polarity configuration.

typedef enum `_lpi2c_data_match_config_mode` `lpi2c_data_match_config_mode_t`

LPI2C master data match configuration modes.

typedef struct `_lpi2c_match_config` `lpi2c_data_match_config_t`

LPI2C master data match configuration structure.

```
void LPI2C_MasterSetBaudRate(LPI2C_Type *base, uint32_t u32SrcClockHz, uint32_t u32BaudRateBps)
```

Sets the I2C bus frequency for master transactions.

The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

---

**Note:** Please note that the second parameter is the clock frequency of LPI2C module, the third parameter means user configured bus baudrate, this implementation is different from other I2C drivers which use baudrate configuration as second parameter and source clock frequency as third parameter.

---

#### Parameters

- base – The LPI2C peripheral base address.
- u32SrcClockHz – LPI2C functional clock frequency in Hertz.
- u32BaudRateBps – Requested bus frequency in Hertz.

```
void LPI2C_MasterSetGlitchFilter(LPI2C_Type *base, uint32_t u32SdaFilterWidthNs, uint32_t u32SclFilterWidthNs, uint32_t u32SrcClockHz)
```

Sets the LPI2C master glitch filter width.

After the LPI2C module is initialized as master, user can call this function to change the glitch filter width.

#### Parameters

- base – The LPI2C peripheral base address.
- u32SdaFilterWidthNs – The SDA glitch filter length in nano seconds.
- u32SclFilterWidthNs – The SCL glitch filter length in nano seconds.
- u32SrcClockHz – LPI2C peripheral clock frequency in Hz

```
void LPI2C_MasterSetDataMatch(LPI2C_Type *base, const lpi2c_data_match_config_t *psConfig)
```

Configures LPI2C master data match feature.

#### Parameters

- base – The LPI2C peripheral base address.
- psConfig – Settings for the data match feature.

```
static inline void LPI2C_MasterReset(LPI2C_Type *base)
```

Performs a software reset.

Restores the LPI2C master peripheral to reset conditions.

#### Parameters

- base – The LPI2C peripheral base address.

```
static inline void LPI2C_MasterEnable(LPI2C_Type *base, bool bEnable)
```

Enables or disables the LPI2C module as master.

#### Parameters

- base – The LPI2C peripheral base address.
- bEnable – Pass true to enable or false to disable the specified LPI2C as master.

```
static inline void LPI2C_MasterSetWatermarks(LPI2C_Type *base, uint16_t u16TxWords,
                                             uint16_t u16RxWords)
```

Sets the watermarks for LPI2C master FIFOs.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `u16TxWords` – Transmit FIFO watermark value in words. The `kLPI2C_MasterTxReadyInterruptFlag` flag is set whenever the number of words in the transmit FIFO is equal or less than `u16TxWords`. Writing a value equal or greater than the FIFO size is truncated.
- `u16RxWords` – Receive FIFO watermark value in words. The `kLPI2C_MasterRxReadyInterruptFlag` flag is set whenever the number of words in the receive FIFO is greater than `u16RxWords`. Writing a value equal or greater than the FIFO size is truncated.

```
static inline void LPI2C_MasterGetFifoCounts(LPI2C_Type *base, uint16_t *pu16RxCount,
                                             uint16_t *pu16TxCount)
```

Gets the current number of words in the LPI2C master FIFOs.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `pu16RxCount` – Pointer through which the current number of words in the transmit FIFO is returned. Pass NULL if this value is not required.
- `pu16TxCount` – Pointer through which the current number of words in the receive FIFO is returned. Pass NULL if this value is not required.

```
enum _lpi2c_slave_address_match
```

LPI2C slave address match options.

*Values:*

```
enumerator kLPI2C_Match7BitAddress0
```

Match only 7 bit address 0.

```
enumerator kLPI2C_Match10BitAddress0
```

Match only 10 bit address 0.

```
enumerator kLPI2C_Match7BitAddress0Or7BitAddress1
```

Match either 7 bit address 0 or 7 bit address 1.

```
enumerator kLPI2C_Match10BitAddress0Or10BitAddress1
```

Match either 10 bit address 0 or 10 bit address 1.

```
enumerator kLPI2C_Match7BitAddress0Or10BitAddress1
```

Match either 7 bit address 0 or 10 bit address 1.

```
enumerator kLPI2C_Match10BitAddress0Or7BitAddress1
```

Match either 10 bit address 0 or 7 bit address 1.

```
enumerator kLPI2C_Match7BitAddress0Through7BitAddress1
```

Match a range of slave addresses from 7 bit address 0 through 7 bit address 1.

```
enumerator kLPI2C_Match10BitAddress0Through10BitAddress1
```

Match a range of slave addresses from 10 bit address 0 through 10 bit address 1.

```
typedef enum _lpi2c_slave_address_match lpi2c_slave_address_match_t
```

LPI2C slave address match options.

```
void LPI2C_SlaveSetGlitchFilter(LPI2C_Type *base, uint32_t u32SdaFilterWidthNs, uint32_t u32SclFilterWidthNs, uint32_t u32SrcClockHz)
```

Sets the LPI2C slave glitch filter width.

After the LPI2C module is initialized as slave, user can call this function to change the glitch filter width.

#### Parameters

- base – The LPI2C peripheral base address.
- u32SdaFilterWidthNs – The SDA glitch filter length in nano seconds.
- u32SclFilterWidthNs – The SCL glitch filter length in nano seconds.
- u32SrcClockHz – LPI2C peripheral clock frequency in Hz

```
void LPI2C_SlaveSetAddressingMode(LPI2C_Type *base, lpi2c_slave_address_match_t eAddressMatchMode, uint16_t u16Address0, uint16_t u16Address1)
```

Configure the slave addressing mode.

After the LPI2C module is initialized as slave, user can call this function to change the configuration of slave addressing mode.

#### Parameters

- base – The LPI2C peripheral base address.
- eAddressMatchMode – The slave addressing match mode.
- u16Address0 – LPI2C slave address 0. For 7-bit address low 7-bit is used, for 10-bit address low 10-bit is used.
- u16Address1 – LPI2C slave address 1. For 7-bit address low 7-bit is used, for 10-bit address low 10-bit is used.

```
static inline void LPI2C_SlaveReset(LPI2C_Type *base)
```

Performs a software reset of the LPI2C slave peripheral.

#### Parameters

- base – The LPI2C peripheral base address.

```
static inline void LPI2C_SlaveEnable(LPI2C_Type *base, bool bEnable)
```

Enables or disables the LPI2C module as slave.

#### Parameters

- base – The LPI2C peripheral base address.
- bEnable – Pass true to enable or false to disable the specified LPI2C as slave.

```
enum _lpi2c_data_direction
```

Direction of master and slave transfers.

*Values:*

```
enumerator kLPI2C_Write
```

Master transmit.

```
enumerator kLPI2C_Read
```

Master receive.

```
typedef enum _lpi2c_data_direction lpi2c_data_direction_t
```

Direction of master and slave transfers.

```
status_t LPI2C_MasterCheckAndClearError(LPI2C_Type *base, uint16_t u16Status)
```

```
status_t LPI2C_MasterCheckForBusyBus(LPI2C_Type *base)
```

```
status_t LPI2C_MasterStartInternal(LPI2C_Type *base, uint8_t u8Address, lpi2c_data_direction_t eDir, bool bIsRepeatedStart)
```

```
static inline status_t LPI2C_MasterStart(LPI2C_Type *base, uint8_t u8Address, lpi2c_data_direction_t eDir)
```

Sends a START signal and slave address on the I2C bus.

This function is used to initiate a new master mode transfer. First, the bus state is checked to ensure that another master is not occupying the bus. Then a START signal is transmitted, followed by the 7-bit address specified in the *address* parameter. Note that this function does not actually wait until the START and address are successfully sent on the bus before returning.

#### Parameters

- *base* – The LPI2C peripheral base address.
- *u8Address* – 7-bit slave device address, in bits [6:0].
- *eDir* – Master transfer direction, either `kLPI2C_Read` or `kLPI2C_Write`. This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

#### Return values

- `kStatus_Success` – START signal and address were successfully enqueued in the transmit FIFO.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.

```
static inline status_t LPI2C_MasterRepeatedStart(LPI2C_Type *base, uint8_t u8Address, lpi2c_data_direction_t eDir)
```

Sends a repeated START signal and slave address on the I2C bus.

This function is used to send a Repeated START signal when a transfer is already in progress. Like `LPI2C_MasterStart()`, it also sends the specified 7-bit address.

---

**Note:** This function exists primarily to maintain compatible APIs between LPI2C and I2C drivers, as well as to better document the intent of code that uses these APIs.

---

#### Parameters

- *base* – The LPI2C peripheral base address.
- *u8Address* – 7-bit slave device address, in bits [6:0].
- *eDir* – Master transfer direction, either `kLPI2C_Read` or `kLPI2C_Write`. This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

#### Return values

- `kStatus_Success` – Repeated START signal and address were successfully enqueued in the transmit FIFO.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.

```
status_t LPI2C_MasterStop(LPI2C_Type *base)
```

Sends a STOP signal on the I2C bus.

This function does not return until the STOP signal is seen on the bus, or an error occurs.

#### Parameters

- *base* – The LPI2C peripheral base address.

#### Return values

- `kStatus_Success` – The STOP signal was successfully sent on the bus and the transaction terminated.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`status_t` LPI2C\_MasterSend(LPI2C\_Type \*base, void \*pTxBuff, uint16\_t u16TxSize, bool bPecEnable)

Performs a polling send transfer on the I2C bus.

Sends up to `u16TxSize` number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns `kStatus_LPI2C_Nak`.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `pTxBuff` – The pointer to the data to be transferred.
- `u16TxSize` – The length in bytes of the data to be transferred.
- `bPecEnable` – It decides whether one byte PEC is needed to send.

#### Return values

- `kStatus_Success` – Data was sent successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or over run.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`status_t` LPI2C\_MasterReceive(LPI2C\_Type \*base, void \*pRxBuff, uint16\_t u16RxSize, bool bPecEnable)

Performs a polling receive transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `pRxBuff` – The pointer to the data to be transferred.
- `u16RxSize` – The length in bytes of the data to be transferred.
- `bPecEnable` – It decides whether one byte PEC is needed to receive.

#### Return values

- `kStatus_Success` – Data was received successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.

- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`enum _lpi2c_master_transfer_control_flags`  
Transfer option flags.

---

**Note:** These enumerations are intended to be OR'd together to form a bit mask of options for the `_lpi2c_master_transfer::u8ControlFlagMask` field.

---

*Values:*

enumerator `kLPI2C_TransferStartStopFlag`  
Transfer starts with a start signal, stops with a stop signal.

enumerator `kLPI2C_TransferNoStartFlag`  
Don't send a start condition, address, and sub address

enumerator `kLPI2C_TransferRepeatedStartFlag`  
Send a repeated start condition

enumerator `kLPI2C_TransferNoStopFlag`  
Don't send a stop condition.

`typedef struct _lpi2c_master_transfer` `lpi2c_master_transfer_t`  
`lpi2c_master_transfer_t` forward definition.

`typedef struct _lpi2c_master_transfer_handle` `lpi2c_master_transfer_handle_t`  
`lpi2c_master_transfer_handle_t` forward definition.

`typedef void (*lpi2c_master_transfer_callback_t)(lpi2c_master_transfer_handle_t *psHandle)`  
Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to `LPI2C_MasterTransferCreateHandle()`.

**Param psHandle**

Pointer to the LPI2C master driver handle.

`status_t` `LPI2C_MasterTransferBlocking(LPI2C_Type *base, lpi2c_master_transfer_t *psTransfer)`  
Performs a master polling transfer on the I2C bus.

---

**Note:** The API does not return until the transfer succeeds or fails due to error happens during transfer.

---

**Parameters**

- `base` – The LPI2C peripheral base address.
- `psTransfer` – Pointer to the transfer structure.

**Return values**

- `kStatus_Success` – Data was received successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

```
void LPI2C_MasterTransferCreateHandle(LPI2C_Type *base, lpi2c_master_transfer_handle_t
                                     *psHandle, lpi2c_master_transfer_callback_t
                                     pfCallback, void *pUserData)
```

Creates a new handle for the LPI2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the LPI2C\_MasterTransferAbort() API shall be called.

---

**Note:** The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

---

#### Parameters

- base – The LPI2C peripheral base address.
- psHandle – Pointer to the LPI2C master driver handle.
- pfCallback – User provided pointer to the asynchronous callback function.
- pUserData – User provided pointer to the application callback data.

```
status_t LPI2C_MasterTransferNonBlocking(lpi2c_master_transfer_handle_t *psHandle,
                                         lpi2c_master_transfer_t *psTransfer)
```

Performs a non-blocking transaction on the I2C bus.

#### Parameters

- psHandle – Pointer to the LPI2C master driver handle.
- psTransfer – The pointer to the transfer descriptor.

#### Return values

- kStatus\_Success – The transaction was started successfully.
- kStatus\_LPI2C\_Busy – Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

```
status_t LPI2C_MasterTransferGetCount(lpi2c_master_transfer_handle_t *psHandle, uint16_t
                                     *pu16Count)
```

Returns number of bytes transferred so far.

#### Parameters

- psHandle – Pointer to the LPI2C master driver handle.
- pu16Count – Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- kStatus\_Success –
- kStatus\_NoTransferInProgress – There is not a non-blocking transaction currently in progress.

```
void LPI2C_MasterTransferAbort(lpi2c_master_transfer_handle_t *psHandle)
```

Terminates a non-blocking LPI2C master transmission early.

---

**Note:** It is not safe to call this function from an IRQ handler that has a higher priority than the LPI2C peripheral's IRQ priority.

---

**Parameters**

- psHandle – Pointer to the LPI2C master driver handle.

**Return values**

- kStatus\_Success – A transaction was successfully aborted.
- kStatus\_LPI2C\_Idle – There is not a non-blocking transaction currently in progress.

```
void LPI2C_MasterTransferHandleIRQ(lpi2c_master_transfer_handle_t *psHandle)
```

Reusable routine to handle master interrupts.

---

**Note:** This function does not need to be called unless you are reimplementing the non-blocking API's interrupt handler routines to add special functionality.

---

**Parameters**

- psHandle – Pointer to the LPI2C master driver handle.

```
enum _lpi2c_slave_transfer_event
```

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to LPI2C\_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask of events.

---

*Values:*

```
enumerator kLPI2C_SlaveAddressMatchEvent
```

Received the slave address after a start or repeated start.

```
enumerator kLPI2C_SlaveTransmitEvent
```

Callback is requested to provide data to transmit (slave-transmitter role).

```
enumerator kLPI2C_SlaveReceiveEvent
```

Callback is requested to provide a buffer in which to place received data (slave-receiver role).

```
enumerator kLPI2C_SlaveTransmitAckEvent
```

Callback needs to either transmit an ACK or NACK.

```
enumerator kLPI2C_SlaveRepeatedStartEvent
```

A repeated start was detected.

```
enumerator kLPI2C_SlaveCompletionEvent
```

A stop was detected, completing the transfer.

```
enumerator kLPI2C_SlaveAllEvents
```

Bit mask of all available events.

```
typedef struct _lpi2c_slave_transfer lpi2c_slave_transfer_t
```

*lpi2c\_slave\_transfer\_t* forward definition.

```
typedef struct _lpi2c_slave_transfer_handle lpi2c_slave_transfer_handle_t
```

*lpi2c\_slave\_transfer\_handle\_t* forward definition.

```
typedef void (*lpi2c_slave_transfer_callback_t)(lpi2c_slave_transfer_handle_t *psHandle)
```

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the LPI2C\_SlaveSetCallback() function after you have created a handle.

**Param psHandle**

Pointer to the LPI2C slave driver handle.

```
typedef enum _lpi2c_slave_transfer_event lpi2c_slave_transfer_event_t
```

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to LPI2C\_SlaveTransferNonBlocking() in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask of events.

---

```
void LPI2C_SlaveTransferCreateHandle(LPI2C_Type *base, lpi2c_slave_transfer_handle_t  
*psHandle, lpi2c_slave_transfer_callback_t pfCallback,  
void *pUserData)
```

Creates a new handle for the LPI2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the LPI2C\_SlaveTransferAbort() API shall be called.

---

**Note:** The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

---

**Parameters**

- base – The LPI2C peripheral base address.
- psHandle – Pointer to the LPI2C slave driver handle.
- pfCallback – User provided pointer to the asynchronous callback function.
- pUserData – User provided pointer to the application callback data.

```
status_t LPI2C_SlaveTransferNonBlocking(lpi2c_slave_transfer_handle_t *psHandle, uint8_t  
u8EventMask)
```

Starts accepting slave transfers.

Call this API after calling I2C\_SlaveInit() and LPI2C\_SlaveTransferCreateHandle() to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to LPI2C\_SlaveTransferCreateHandle(). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of *lpi2c\_slave\_transfer\_event\_t* enumerators for the events you wish to receive. The *kLPI2C\_SlaveTransmitEvent* and *kLPI2C\_SlaveReceiveEvent* events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the *kLPI2C\_SlaveAllEvents* constant is provided as a convenient way to enable all events.

**Parameters**

- `psHandle` – Pointer to `lpi2c_slave_transfer_handle_t` structure which stores the transfer state.
- `u8EventMask` – Bit mask formed by OR'ing together `lpi2c_slave_transfer_event_t` enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and `kLPI2C_SlaveAllEvents` to enable all events.

**Return values**

- `kStatus_Success` – Slave transfers were successfully started.
- `kStatus_LPI2C_Busy` – Slave transfers have already been started on this handle.

`status_t` LPI2C\_SlaveTransferGetCount(*lpi2c\_slave\_transfer\_handle\_t* \*psHandle, uint16\_t \*pu16Count)

Gets the slave transfer status during a non-blocking transfer.

**Parameters**

- `psHandle` – Pointer to `i2c_slave_handle_t` structure.
- `pu16Count` – Pointer to a value to hold the number of bytes transferred. May be NULL if the count is not required.

**Return values**

- `kStatus_Success` –
- `kStatus_NoTransferInProgress` –

void LPI2C\_SlaveTransferAbort(*lpi2c\_slave\_transfer\_handle\_t* \*psHandle)

Aborts the slave non-blocking transfers.

---

**Note:** This API could be called at any time to stop slave for handling the bus events.

---

**Parameters**

- `psHandle` – Pointer to `lpi2c_slave_transfer_handle_t` structure which stores the transfer state.

**Return values**

- `kStatus_Success` –
- `kStatus_LPI2C_Idle` –

void LPI2C\_SlaveTransferHandleIRQ(*lpi2c\_slave\_transfer\_handle\_t* \*psHandle)

Reusable routine to handle slave interrupts.

---

**Note:** This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

---

**Parameters**

- `psHandle` – Pointer to `lpi2c_slave_transfer_handle_t` structure which stores the transfer state.

```
typedef struct lpi2c_master_config lpi2c_master_config_t
```

Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the LPI2C\_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

```
typedef struct lpi2c_slave_config lpi2c_slave_config_t
```

Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the LPI2C\_SlaveGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

```
typedef struct lpi2c_config lpi2c_config_t
```

Structure with settings to initialize the LPI2C module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the LPI2C\_GetDefaultConfig function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

```
void LPI2C_GetDefaultConfig(lpi2c_config_t *psConfig, uint16_t u16SlaveAddress, uint32_t  
u32SrcClockHz)
```

Provides a default configuration for the LPI2C peripheral, including master and slave.

This is an example:

```
lpi2c_config_t sConfig;  
LPI2C_GetDefaultConfig(&sConfig, u16SlaveAddress, u32SrcClockHz);  
sConfig.u32BaudRateBps = 100000U;  
LPI2C_Init(LPI2C0, &sConfig);
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the driver with LPI2C\_Init().

### Parameters

- psConfig – User provided configuration structure for default values. Refer to lpi2c\_config\_t.
- u16SlaveAddress – Slave address raw value, driver will shift it.
- u32SrcClockHz – Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

```
void LPI2C_Init(LPI2C_Type *base, const lpi2c_config_t *psConfig)
```

Initializes the LPI2C peripheral, including master and slave.

This function enables the peripheral clock and initializes the LPI2C peripheral as described by the user provided configuration. A software reset is performed prior to configuration. This function can enable master and slave together. If only want to use one of them, please call LPI2C\_MasterInit or LPI2C\_SlaveInit.

---

**Note:** If FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL is enabled by user, the init function will not ungate I2C clock source before initialization, to avoid hardfault, user has to manually enable ungate the clock source before calling the API.

---

### Parameters

- `base` – The LPI2C peripheral base address.
- `psConfig` – User provided peripheral configuration. Use `LPI2C_GetDefaultConfig` to get a set of defaults that you can override.

`void LPI2C_Deinit(LPI2C_Type *base)`

Deinitializes the LPI2C peripheral, including master and slave.

This function disables the LPI2C peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

- `base` – The LPI2C peripheral base address.

`void LPI2C_MasterGetDefaultConfig(lpi2c_master_config_t *psMasterConfig, uint32_t u32SrcClockHz)`

Provides a default configuration for the LPI2C master peripheral.

This is an example:

```
lpi2c_master_config_t sConfig;
LPI2C_MasterGetDefaultConfig(&sConfig, 12000000U);
sConfig.u32BaudRateBps = 100000U;
LPI2C_MasterInit(LPI2C1, &sConfig);
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with `LPI2C_MasterInit()`.

#### Parameters

- `psMasterConfig` – User provided configuration structure for default values. Refer to `lpi2c_master_config_t`.
- `u32SrcClockHz` – Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

`void LPI2C_MasterInit(LPI2C_Type *base, const lpi2c_master_config_t *psMasterConfig)`

Initializes the LPI2C master peripheral.

This function enables the peripheral clock and initializes the LPI2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration. User just needs to call this function to enable LPI2C master if only use I2C master operation.

---

**Note:** If `FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL` is enabled by user, the init function will not ungate I2C clock source before initialization, to avoid hardfault, user has to manually enable ungate the clock source before calling the API.

---

#### Parameters

- `base` – The LPI2C peripheral base address.
- `psMasterConfig` – User provided peripheral configuration. Use `LPI2C_MasterGetDefaultConfig()` to get a set of defaults that you can override.

`void LPI2C_MasterDeinit(LPI2C_Type *base)`

Deinitializes the LPI2C master peripheral.

This function disables the LPI2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

- base – The LPI2C peripheral base address.

```
void LPI2C_SlaveGetDefaultConfig(lpi2c_slave_config_t *psSlaveConfig, uint16_t  
                                u16SlaveAddress, uint32_t u32SrcClockHz)
```

Provides a default configuration for the LPI2C slave peripheral.

This is an example:

```
lpi2c_slave_config_t sConfig;  
LPI2C_SlaveGetDefaultConfig(&sConfig, u16SlaveAddress, u32SrcClockHz);  
LPI2C_SlaveInit(LPI2C1, &sConfig);
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with LPI2C\_SlaveInit(). Be sure to override at least the *u8Address0* member of the configuration structure with the desired slave address.

#### Parameters

- psSlaveConfig – User provided configuration structure that is set to default values. Refer to *lpi2c\_slave\_config\_t*.
- u16SlaveAddress – Slave address raw value, driver will shift it.
- u32SrcClockHz – Frequency in Hertz of the LPI2C functional clock. Used to calculate the filter widths, data valid delay, and clock hold time.

```
void LPI2C_SlaveInit(LPI2C_Type *base, const lpi2c_slave_config_t *psSlaveConfig)
```

Initializes the LPI2C slave peripheral.

This function enables the peripheral clock and initializes the LPI2C slave peripheral as described by the user provided configuration. User just needs to call this function to enable LPI2C slave if only use I2C slave operation.

---

**Note:** If FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL is enabled by user, the init function will not ungate I2C clock source before initialization, to avoid hardfault, user has to manually enable ungate the clock source before calling the API.

---

#### Parameters

- base – The LPI2C peripheral base address.
- psSlaveConfig – User provided peripheral configuration. Use LPI2C\_SlaveGetDefaultConfig() to get a set of defaults that you can override.

```
void LPI2C_SlaveDeinit(LPI2C_Type *base)
```

Deinitializes the LPI2C slave peripheral.

This function disables the LPI2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

- base – The LPI2C peripheral base address.

```
static inline void LPI2C_MasterEnableInterrupts(LPI2C_Type *base, uint16_t u16Interrupts)
```

Enables the LPI2C master interrupt requests.

All flags except *kLPI2C\_MasterBusyFlag* and *kLPI2C\_MasterBusBusyFlag* can be enabled as interrupts.

#### Parameters

- base – The LPI2C peripheral base address.

- `u16Interrupts` – Bit mask of interrupts to enable. See `_lpi2c_master_status_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline void LPI2C_MasterDisableInterrupts(LPI2C_Type *base, uint16_t u16Interrupts)
```

Disables the LPI2C master interrupt requests.

All flags except `kLPI2C_MasterBusyFlag` and `kLPI2C_MasterBusBusyFlag` can be enabled as interrupts.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `u16Interrupts` – Bit mask of interrupts to disable. See `_lpi2c_master_status_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline uint16_t LPI2C_MasterGetEnabledInterrupts(LPI2C_Type *base)
```

Returns the set of currently enabled LPI2C master interrupt requests.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

A bitmask composed of `_lpi2c_master_status_flags` enumerators OR'd together to indicate the set of enabled interrupts.

```
static inline void LPI2C_SlaveEnableInterrupts(LPI2C_Type *base, uint16_t u16Interrupts)
```

Enables the LPI2C slave interrupt requests.

All flags except `kLPI2C_SlaveBusyFlag` and `kLPI2C_SlaveBusBusyFlag` can be enabled as interrupts.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `u16Interrupts` – Bit mask of interrupts to enable. See `_lpi2c_slave_status_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline void LPI2C_SlaveDisableInterrupts(LPI2C_Type *base, uint16_t u16Interrupts)
```

Disables the LPI2C slave interrupt requests.

All flags except `kLPI2C_SlaveBusyFlag` and `kLPI2C_SlaveBusBusyFlag` can be enabled as interrupts.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `u16Interrupts` – Bit mask of interrupts to disable. See `_lpi2c_slave_status_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline uint16_t LPI2C_SlaveGetEnabledInterrupts(LPI2C_Type *base)
```

Returns the set of currently enabled LPI2C slave interrupt requests.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

A bitmask composed of `_lpi2c_slave_status_flags` enumerators OR'd together to indicate the set of enabled interrupts.

```
static inline void LPI2C_MasterEnableDMA(LPI2C_Type *base, bool bEnableTx, bool
                                         bEnableRx)
```

Enables or disables LPI2C master DMA requests.

**Parameters**

- base – The LPI2C peripheral base address.
- bEnableTx – Enable flag for transmit DMA request. Pass true for enable, false for disable.
- bEnableRx – Enable flag for receive DMA request. Pass true for enable, false for disable.

```
static inline uint32_t LPI2C_MasterGetTxFifoAddress(LPI2C_Type *base)
```

Gets LPI2C master transmit data register address for DMA transfer.

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

The LPI2C Master Transmit Data Register address.

```
static inline uint32_t LPI2C_MasterGetRxFifoAddress(LPI2C_Type *base)
```

Gets LPI2C master receive data register address for DMA transfer.

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

The LPI2C Master Receive Data Register address.

```
static inline void LPI2C_SlaveEnableDMA(LPI2C_Type *base, bool bEnableAddressValid, bool
                                         bEnableRx, bool bEnableTx)
```

Enables or disables the LPI2C slave peripheral DMA requests.

**Parameters**

- base – The LPI2C peripheral base address.
- bEnableAddressValid – Enable flag for the address valid DMA request. Pass true for enable, false for disable. The address valid DMA request is shared with the receive data DMA request.
- bEnableRx – Enable flag for the receive data DMA request. Pass true for enable, false for disable.
- bEnableTx – Enable flag for the transmit data DMA request. Pass true for enable, false for disable.

```
static inline bool LPI2C_SlaveGetBusIdleState(LPI2C_Type *base)
```

Returns whether the bus is idle.

Requires the slave mode to be enabled.

**Parameters**

- base – The LPI2C peripheral base address.

**Return values**

- true – Bus is busy.
- false – Bus is idle.

```
static inline void LPI2C_SlaveTransmitAck(LPI2C_Type *base, bool bSendAck)
```

Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.

Use this function to send an ACK or NAK when the `kLPI2C_SlaveTransmitAckInterruptFlag` is asserted. This only happens if you enable the `sclStall.enableAck` field of the `lpi2c_slave_config_t` configuration structure used to initialize the slave peripheral.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `bSendAck` – Pass true for an ACK or false for a NAK.

```
static inline uint16_t LPI2C_SlaveGetReceivedAddress(LPI2C_Type *base)
```

Returns the slave address sent by the I2C master.

This function should only be called if the `kLPI2C_SlaveAddressValidInterruptFlag` is asserted.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

The 8-bit address matched by the LPI2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

```
status_t LPI2C_SlaveSend(LPI2C_Type *base, void *pTxBuff, uint16_t u16TxSize, uint16_t *pu16ActualTxSize)
```

Performs a polling send transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `pTxBuff` – The pointer to the data to be transferred.
- `u16TxSize` – The length in bytes of the data to be transferred.
- `pu16ActualTxSize` –

#### Returns

Error or success status returned by API.

```
status_t LPI2C_SlaveReceive(LPI2C_Type *base, void *pRxBuff, uint16_t u16RxSize, uint16_t *pu16ActualRxSize)
```

Performs a polling receive transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `pRxBuff` – The pointer to the data to be transferred.
- `u16RxSize` – The length in bytes of the data to be transferred.
- `pu16ActualRxSize` –

#### Returns

Error or success status returned by API.

```
FSL_LPI2C_DRIVER_VERSION
```

LPI2C driver version.

LPI2C status return codes.

*Values:*

enumerator kStatus\_LPI2C\_Busy

The master is already performing a transfer.

enumerator kStatus\_LPI2C\_Idle

The slave driver is idle.

enumerator kStatus\_LPI2C\_Nak

The slave device sent a NAK in response to a byte.

enumerator kStatus\_LPI2C\_FifoError

FIFO under run or overrun.

enumerator kStatus\_LPI2C\_BitError

Transferred bit was not seen on the bus.

enumerator kStatus\_LPI2C\_ArbitrationLost

Arbitration lost error.

enumerator kStatus\_LPI2C\_PinLowTimeout

SCL or SDA were held low longer than the timeout.

enumerator kStatus\_LPI2C\_NoTransferInProgress

Attempt to abort a transfer when one is not in progress.

enumerator kStatus\_LPI2C\_DmaRequestFail

DMA request failed.

enumerator kStatus\_LPI2C\_Timeout

Timeout polling status flags.

FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL

Clock enable/disable controlled by driver or not.

I2C\_RETRY\_TIMES

Retry times for waiting flag.

I2C\_SMBUS\_ENABLE

Control whether to use SMBus features.

LPI2C\_GET\_TRANSFER\_COMPLETION\_STATUS(psHandle)

LPI2C\_GET\_TRANSFER\_USER\_DATA(psHandle)

LPI2C\_GET\_SLAVE\_TRANSFER\_EVENT(psHandle)

LPI2C\_GET\_SLAVE\_TRANSFER\_DATA\_POINTER(psHandle)

LPI2C\_GET\_SLAVE\_TRANSFER\_DATASIZE(psHandle)

LPI2C\_GET\_SLAVE\_TRANSFERRED\_COUNT(psHandle)

struct \_lpi2c\_master\_config

*#include <fsl\_lpi2c.h>* Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the LPI2C\_MasterGetDefaultConfig() function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

**Public Members****bool** bEnableMaster

Whether to enable master mode.

**bool** bEnableDoze

Whether master is enabled in doze mode.

**bool** bDebugEnable

Enable transfers to continue when halted in debug mode.

**bool** bIgnoreAck

Whether to ignore ACK/NACK.

**uint16\_t** ePinConfigThe pin configuration option chosen from `lpi2c_master_pin_config_t`.**struct** `_lpi2c_master_config` hostRequest

Host request options.

**uint32\_t** u32SrcClockHz

Frequency in Hertz of the LPI2C functional clock.

**uint32\_t** u32BaudRateBps

Desired baud rate in Hertz.

**uint32\_t** u32BusIdleTimeoutNs

Bus idle timeout in nanoseconds. Set to 0 to disable.

**uint32\_t** u32PinLowTimeoutNs

Pin low timeout in nanoseconds. Set to 0 to disable.

**uint32\_t** u32SdaGlitchFilterWidthNs

Width in nanoseconds of glitch filter on SDA pin. Set to 0 to disable.

**uint32\_t** u32SclGlitchFilterWidthNs

Width in nanoseconds of glitch filter on SCL pin. Set to 0 to disable.

**struct** `_lpi2c_slave_config`*#include* `<fsl_lpi2c.h>` Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_SlaveGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

**Public Members****bool** bEnableSlave

Enable slave mode.

**bool** bFilterDozeEnable

Enable digital glitch filter in doze mode.

**bool** bFilterEnable

Enable digital glitch filter.

**bool** bIgnoreAck

Continue transfers after a NACK is detected.

`bool bEnableGeneralCall`  
Enable general call address matching.

`bool bEnableSmbusAlert`  
Enable SMBus Alert.

`bool bEnableReceivedAddressRead`  
Enable reading the address received address as the first byte of data.

`uint16_t eAddressMatchMode`  
Address matching options chosen from `lpi2c_slave_address_match_t`.

`uint16_t u16Address0`  
Slave's 7-bit address.

`uint16_t u16Address1`  
Alternate slave 7-bit address.

`uint32_t u32SdaGlitchFilterWidthNs`  
Width in nanoseconds of the digital filter on the SDA signal.

`uint32_t u32SclGlitchFilterWidthNs`  
Width in nanoseconds of the digital filter on the SCL signal.

`uint32_t u32DataValidDelayNs`  
Width in nanoseconds of the data valid delay.

`uint32_t u32ClockHoldTimeNs`  
Width in nanoseconds of the clock hold time.

`uint32_t u32SrcClockHz`  
Frequency in Hertz of the LPI2C functional clock.

`struct _lpi2c_config`

*#include <fsl\_lpi2c.h>* Structure with settings to initialize the LPI2C module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_GetDefaultConfig` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

### Public Members

`bool bEnableMaster`  
< Master configuration. Whether to enable master mode.

`bool bEnableDoze`  
Whether master is enabled in doze mode.

`bool bDebugEnable`  
Enable transfers to continue when halted in debug mode.

`bool bMasterIgnoreAck`  
Whether to ignore ACK/NACK.

`uint16_t ePinConfig`  
The pin configuration option chosen from `lpi2c_master_pin_config_t`.

`struct _lpi2c_config` `hostRequest`  
Host request options.

`uint32_t u32BaudRateBps`  
Desired baud rate in Hertz.

`uint32_t u32BusIdleTimeoutNs`  
Bus idle timeout in nanoseconds. Set to 0 to disable.

`uint32_t u32PinLowTimeoutNs`  
Pin low timeout in nanoseconds. Set to 0 to disable.

`uint32_t u32MasterSdaGlitchFilterWidthNs`  
Width in nanoseconds of glitch filter on SDA pin. Set to 0 to disable.

`uint32_t u32MasterSclGlitchFilterWidthNs`  
Width in nanoseconds of glitch filter on SCL pin. Set to 0 to disable. Slave configuration.

`bool bEnableSlave`  
Enable slave mode.

`bool bFilterDozeEnable`  
Enable digital glitch filter in doze mode.

`bool bFilterEnable`  
Enable digital glitch filter.

`bool bSlaveIgnoreAck`  
Continue transfers after a NACK is detected.

`bool bEnableGeneralCall`  
Enable general call address matching.

`bool bEnableSmbusAlert`  
Enable SMBus Alert.

`bool bEnableReceivedAddressRead`  
Enable reading the address received address as the first byte of data.

`uint16_t eAddressMatchMode`  
Address matching options chosen from `lpi2c_slave_address_match_t`.

`uint16_t u16Address0`  
Slave's 7-bit address.

`uint16_t u16Address1`  
Alternate slave 7-bit address.

`uint32_t u32SlaveSdaGlitchFilterWidthNs`  
Width in nanoseconds of the digital filter on the SDA signal.

`uint32_t u32SlaveSclGlitchFilterWidthNs`  
Width in nanoseconds of the digital filter on the SCL signal.

`uint32_t u32DataValidDelayNs`  
Width in nanoseconds of the data valid delay.

`uint32_t u32ClockHoldTimeNs`  
Width in nanoseconds of the clock hold time.

`uint32_t u32SrcClockHz`  
Frequency in Hertz of the LPI2C functional clock.

`struct _lpi2c_match_config`  
*#include <fsl\_lpi2c.h>* LPI2C master data match configuration structure.

### Public Members

*lpi2c\_data\_match\_config\_mode\_t* eMatchMode

Data match configuration setting.

bool bRxDataMatchOnly

When set to true, received data is ignored until a successful match.

uint8\_t u8Match0

Match value 0.

uint8\_t u8Match1

Match value 1.

struct *\_lpi2c\_master\_transfer*

*#include <fsl\_lpi2c.h>* Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the LPI2C\_MasterTransferNonBlocking() API.

### Public Members

uint8\_t u8ControlFlagMask

Bit mask of options for the transfer. See enumeration *\_lpi2c\_master\_transfer\_control\_flags* for available options. Set to 0 or kLPI2C\_TransferStartStopFlag for normal transfers.

uint16\_t u8SlaveAddress

The 7-bit slave address.

*lpi2c\_data\_direction\_t* eDirection

Either kLPI2C\_Read or kLPI2C\_Write.

uint8\_t \*pu8Command

Pointer to command code.

uint8\_t u8CommandSize

Length of sub address to send in bytes.

void \*pData

Pointer to data to transfer.

uint16\_t u16DataSize

Number of bytes to transfer.

struct *\_lpi2c\_master\_transfer\_handle*

*#include <fsl\_lpi2c.h>* Driver handle for master non-blocking APIs.

---

**Note:** The contents of this structure are private and subject to change.

---

### Public Members

LPI2C\_Type \*base

The peripheral register address base.

uint8\_t u8State

Transfer state machine current state.

uint16\_t u16RemainingBytes  
Remaining byte count in current state.

uint8\_t \*pu8Buf  
Buffer pointer for current state.

uint16\_t u16CommandBuffer[7]  
LPI2C command sequence.

*lpi2c\_master\_transfer\_t* sTransfer  
Copy of the current transfer info.

*lpi2c\_master\_transfer\_callback\_t* pfCompletionCallback  
Callback function pointer.

*status\_t* completionStatus  
Master transfer complete status indicating how the transfer ends.

void \*pUserData  
Application data passed to callback.

struct *\_lpi2c\_slave\_transfer*  
*#include <fsl\_lpi2c.h>* LPI2C slave transfer structure.

### Public Members

uint8\_t u8EventMask  
Mask of enabled events, set correspond bit if user wants to handle this event.

*lpi2c\_slave\_transfer\_event\_t* eEvent  
Reason the callback is being invoked *lpi2c\_slave\_transfer\_event\_t*.

uint16\_t u16ReceivedAddress  
Matching address send by master.

uint8\_t \*pu8Data  
Transfer buffer

uint16\_t u16DataSize  
Transfer size

*status\_t* completionStatus  
Success or error code describing how the transfer completed. Only applies for *kLPI2C\_SlaveCompletionEvent*.

uint16\_t u16TransferredCount  
Number of bytes actually transferred since start or last repeated start.

struct *\_lpi2c\_slave\_transfer\_handle*  
*#include <fsl\_lpi2c.h>* LPI2C slave handle structure.

---

**Note:** The contents of this structure are private and subject to change.

---

### Public Members

LPI2C\_Type \*base  
The peripheral register address base.

*lpi2c\_slave\_transfer\_t* sTransfer

LPI2C slave transfer copy.

bool bIsBusy

Whether transfer is busy.

bool bWasTransmit

Whether the last transfer was a transmit.

uint8\_t u8State

A transfer state maintained during transfer.

uint16\_t u16TransferredCount

Count of bytes transferred.

*lpi2c\_slave\_transfer\_callback\_t* pfCallback

Callback function called at transfer event.

void \*pUserData

Callback parameter passed to callback.

struct hostRequest

### Public Members

bool bEnable

Whether to enable host request.

uint16\_t eSource

Host request source chosen from *lpi2c\_host\_request\_source\_t*.

uint16\_t ePolarity

Host request pin polarity chosen from *lpi2c\_host\_request\_polarity\_t*.

struct sSclStall

### Public Members

bool bEnableAck

Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to write the Transmit ACK Register before the ACK or NACK is transmitted. Clock stretching occurs when transmitting the 9th bit. When *enableAckSCLStall* is enabled, there is no need to set either *enableRxDataSCLStall* or *enableAddressSCLStall*.

bool bEnableTx

Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.

bool bEnableRx

Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.

bool bEnableAddress

Enables SCL clock stretching when the address valid flag is asserted.

struct hostRequest

**Public Members**

bool bEnable

Whether to enable host request.

uint16\_t eSource

Host request source chosen from `lpi2c_host_request_source_t`.

uint16\_t ePolarity

Host request pin polarity chosen from `lpi2c_host_request_polarity_t`.

struct sSclStall

**Public Members**

bool bEnableAck

Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to write the Transmit ACK Register before the ACK or NACK is transmitted. Clock stretching occurs when transmitting the 9th bit. When `enableAckSCLStall` is enabled, there is no need to set either `enableRxDataSCLStall` or `enableAddressSCLStall`.

bool bEnableTx

Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.

bool bEnableRx

Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.

bool bEnableAddress

Enables SCL clock stretching when the address valid flag is asserted.

## 2.44 The Driver Change Log

### 2.45 LPI2C\_EDMA: EDMA based LPI2C Driver

```
void LPI2C_MasterCreateEDMAHandle(LPI2C_Type *base, lpi2c_master_edma_transfer_handle_t
    *psHandle, lpi2c_master_edma_transfer_callback_t
    pfcallback, void *pUserData, DMA_Type *edmaBase,
    edma_channel_t eEdmaTxChannel, edma_channel_t
    eEdmaRxChannel)
```

Create a new handle for the LPI2C master DMA APIs.

The creation of a handle is for use with the DMA APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the `LPI2C_MasterTransferAbortEDMA()` API shall be called.

For devices where the LPI2C send and receive DMA requests are OR'd together, the `txDmaHandle` parameter is ignored and may be set to NULL.

**Parameters**

- `base` – The LPI2C peripheral base address.
- `psHandle` – Pointer to the LPI2C master driver handle.
- `pfcallback` – User provided pointer to the asynchronous callback function.

- `pUserData` – User provided pointer to the application callback data.
- `edmaBase` – Edma base address.
- `eEdmaTxChannel` – eDMA channel for master transfer Tx request.
- `eEdmaRxChannel` – eDMA channel for master transfer Rx request.

`status_t` LPI2C\_MasterTransferEDMA(*lpi2c\_master\_edma\_transfer\_handle\_t* \*psHandle,  
*lpi2c\_master\_transfer\_t* \*psTransfer)

Performs a non-blocking DMA-based transaction on the I2C bus.

The callback specified when the *handle* was created is invoked when the transaction has completed.

#### Parameters

- `psHandle` – Pointer to the LPI2C master driver handle.
- `psTransfer` – The pointer to the transfer descriptor.

#### Return values

- `kStatus_Success` – The transaction was started successfully.
- `kStatus_LPI2C_Busy` – Either another master is currently utilizing the bus, or another DMA transaction is already in progress.

`status_t` LPI2C\_MasterTransferGetCountEDMA(*lpi2c\_master\_edma\_transfer\_handle\_t* \*psHandle,  
`uint16_t` \*pu16Count)

Returns number of bytes transferred so far.

#### Parameters

- `psHandle` – Pointer to the LPI2C master driver handle.
- `pu16Count` – Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_Success` –
- `kStatus_NoTransferInProgress` – There is not a DMA transaction currently in progress.

`status_t` LPI2C\_MasterTransferAbortEDMA(*lpi2c\_master\_edma\_transfer\_handle\_t* \*psHandle)

Terminates a non-blocking LPI2C master transmission early.

---

**Note:** It is not safe to call this function from an IRQ handler that has a higher priority than the eDMA peripheral's IRQ priority.

---

#### Parameters

- `psHandle` – Pointer to the LPI2C master driver handle.

#### Return values

- `kStatus_Success` – A transaction was successfully aborted.
- `kStatus_LPI2C_Idle` – There is not a DMA transaction currently in progress.

FSL\_LPI2C\_EDMA\_DRIVER\_VERSION

LPI2C EDMA driver version.

typedef struct *lpi2c\_master\_edma\_transfer\_handle* *lpi2c\_master\_edma\_transfer\_handle\_t*

```
typedef void (*lpi2c_master_edma_transfer_callback_t)(lpi2c_master_edma_transfer_handle_t
*psHandle)
```

Master DMA completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to LPI2C\_MasterCreateEDMAHandle().

**Param psHandle**

Handle associated with the completed transfer.

```
struct _lpi2c_master_edma_transfer_handle
#include <fsl_lpi2c_edma.h> Driver handle for master DMA APIs.
```

---

**Note:** The contents of this structure are private and subject to change. This struct address should be sizeof(edma\_channel\_tcd\_t) aligned.

---

**Public Members**

*edma\_channel\_tcd\_t* sRxTcd[1]

TCD for RX EDMA transfer.

*edma\_channel\_tcd\_t* sTxTcd[3]

TCD for TX EDMA transfer.

LPI2C\_Type \*base

LPI2C base pointer.

bool bIsBusy

Transfer state machine current state.

uint8\_t u8Nbytes

eDMA minor byte transfer count initially configured.

uint16\_t u16CommandBuffer[7]

LPI2C command sequence.

*lpi2c\_master\_transfer\_t* sTransfer

Copy of the current transfer info.

*lpi2c\_master\_edma\_transfer\_callback\_t* pfCallback

Callback function pointer.

*status\_t* completionStatus

Either kStatus\_Success or an error code describing how the transfer completed.

void \*pUserData

Application data passed to callback.

*edma\_handle\_t* sRxDmaHandle

Handle for receive DMA channel.

*edma\_handle\_t* sTxDmaHandle

Handle for transmit DMA channel.

## 2.46 LPI2C Peripheral and Driver Overview

### 2.47 MCM: Miscellaneous Control Module Driver

```
static inline mcm_datapath_width_t MCM_GetDataPathWidth(MCM_Type *base)
```

Indicates if the datapath is 32 or 64 bits wide.

#### Parameters

- base – MCM base address.

#### Returns

The device's datapath width, please refer to *mcm\_datapath\_width\_t*.

```
static inline uint16_t MCM_GetCrossbarSwitchSlaveConfig(MCM_Type *base)
```

Gets crossbar switch (AXBS) slave configuration that indicates the presence/absence of bus slave connections to the device's crossbar switch.

#### Parameters

- base – MCM base address.

#### Returns

Crossbar switch (AXBS) slave configuration, each bit in the return value indicates if there is a corresponding connection to the AXBS slave input port. For example if the result is 0x1, it means a bus slave connection to AXBS input port 0 is present.

```
static inline uint16_t MCM_GetCrossbarSwitchMasterConfig(MCM_Type *base)
```

Gets crossbar switch (AXBS) master configuration that indicates the presence/absence of bus master connections to the device's crossbar switch.

#### Parameters

- base – MCM base address.

#### Returns

Crossbar switch (AXBS) master configuration, each bit in the return value indicates if there is a corresponding connection to the AXBS master input port. For example if the result is 0x1, it means a bus master connection to AXBS input port 0 is present.

```
static inline void MCM_ClearFlashControllerCache(MCM_Type *base)
```

Clears Flash Controller Cache, 1 cycle active.

#### Parameters

- base – MCM base address.

```
static inline void MCM_DisableFlashControllerDataCaching(MCM_Type *base, bool bDisable)
```

Disables/Enables flash controller data caching.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable flash controller data caching.
  - **true** Disable flash controller data caching.
  - **false** Enable flash controller data caching.

```
static inline void MCM_DisableFlashControllerInstructionCaching(MCM_Type *base, bool  
                                                                bDisable)
```

Disables/Enables flash controller instruction caching.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable flash controller instruction caching.
  - **true** Disable flash controller instruction caching.

- **false** Enable flash controller instruction caching.

static inline void MCM\_DisableFlashControllerCache(MCM\_Type \*base, bool bDisable)  
Disables/Enables flash controller cache.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable flash controller cache.
  - **true** Disable flash controller cache.
  - **false** Enable flash controller cache.

static inline void MCM\_DisableFlashControllerDataSpeculation(MCM\_Type \*base, bool bDisable)  
Disables/Enables flash controller data speculation.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable flash controller data speculation.
  - **true** Disable flash controller data speculation.
  - **false** Enable flash controller data speculation.

static inline void MCM\_DisableFlashControllerSpeculation(MCM\_Type \*base, bool bDisable)  
Disables/Enables flash controller speculation.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable flash controller speculation.
  - **true** Disable flash controller speculation.
  - **false** Enable flash controller speculation.

static inline void MCM\_DisableDSP56800EXCoreInstructions(MCM\_Type \*base, bool bDisable)  
Disables/Enables the instruction support only by DSP56800EX core, the instructions supported only by the DSP56800EX core are the BPSC and 32-bit multiply and MAC instructions.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable 32-bit multiply and MAC instructions.
  - **true** BFSC and 32-bit multiply and MAC instructions disabled.
  - **false** BFSC and 32-bit multiply and MAC instructions enabled.

static inline void MCM\_DisableCoreReverseCarry(MCM\_Type \*base, bool bDisable)  
Disables/Enables core reverse carry.

#### Parameters

- base – MCM peripheral base address.
- bDisable – Used to enable/disable reverse carry.
  - **true** Disable bit-reverse addressing mode.
  - **false** Enable bit-reverse addressing mode.

static inline void MCM\_DisableDSP56800EXNewShadowRegion(MCM\_Type \*base, bool bDisable)  
Disables/Enables the additional AGU shadow registers on the DSP56800EX core.

#### Parameters

- `base` – MCM peripheral base address.
- `bDisable` – Used to disable/enable the additional AGU shadow register on the DPS core.
  - **true** Only the AGU shadow registers supported by the DSP56800E core are enabled.
  - **false** The additional AGU shadow registers on the DSP56800EX core are also enabled.

`static inline void MCM_DisableCoreInstructionBuffer(MCM_Type *base, bool bDisable)`  
Disables/Enables core instruction buffer.

#### Parameters

- `base` – MCM peripheral base address.
- `bDisable` – Used to disable/enable core longword instruction buffer.
  - **true** Disable core longword instruction buffer.
  - **false** Enable core longword instruction buffer.

`static inline void MCM_DisableFlashMemoryControllerStall(MCM_Type *base, bool bDisable)`  
Disables/Enables the flash memory controller's ability to allow flash memory access to initiate when a flash memory command is executing.

#### Parameters

- `base` – MCM peripheral base address.
- `bDisable` – Used to disable/enable stall logic.
  - **true** Stall logic is disabled. While a flash memory command is executing, an attempted flash memory access causes a bus error.
  - **false** Stall logic is disabled. While a flash memory command is executing, a flash memory access can occur without causing a bus error. The flash memory command completes execution, and then the flash memory access occurs.

`static inline void MCM_SetAxbsDMAControllerPriority(MCM_Type *base, mcm_axbs_dma_core_priority_t ePriority)`

Sets the priority of the DMA controller in the AXBS crossbar switch arbitration scheme.

#### Parameters

- `base` – MCM base address.
- `ePriority` – The selected DMA controller priority in Crossbar switch arbitration scheme, please refer to `mcm_axbs_dma_core_priority_t`.

`static inline uint32_t MCM_GetCoreFaultAddr(MCM_Type *base)`  
Gets the address of the last core access terminated with an error response.

#### Parameters

- `base` – MCM base address.

#### Returns

address of the last core access terminated with an error response.

`void MCM_GetCoreFaultAttribute(MCM_Type *base, mcm_core_fault_attribute_t *psAttribute)`  
Gets the processor's attributes of the last faulted core access to the system bus.

#### Parameters

- `base` – MCM peripheral base address.

- `psAttribute` – The pointer of structure `mcm_core_fault_attribute_t`.

static inline `mcm_last_fault_access_location_t` MCM\_GetCoreFaultLocation(MCM\_Type \*base)

Gets the location of the last captured fault.

#### Parameters

- `base` – MCM peripheral base address.

#### Returns

The location of the last captured fault, please refer to `mcm_last_fault_access_location_t`.

static inline `uint32_t` MCM\_GetCoreFaultData(MCM\_Type \*base)

Gets the data associated with the last faulted processor write data access from the device's internal bus.

#### Parameters

- `base` – MCM base address.

#### Returns

The data associated with the last faulted processor write data access.

static inline void MCM\_EnableCoreFaultInterrupt(MCM\_Type \*base, bool bEnable)

Enables/Disables core fault error interrupt.

#### Parameters

- `base` – MCM peripheral base address.
- `bEnable` – Used to enable/disable the core fault error interrupt.
  - **true** Enables core fault error interrupt, so an error interrupt will be generated to the interrupt controller on a faulted system bus cycle.
  - **false** Disables core fault error interrupt, so an error interrupt will not be generated to the interrupt controller on a faulted system bus cycle.

static inline `uint8_t` MCM\_GetCoreFaultStatusFlags(MCM\_Type \*base)

Gets the core fault error status flags, including core fault error interrupt flag and core fault error data lost flag.

#### Parameters

- `base` – MCM peripheral base address.

#### Returns

The current status flags, should be the OR'ed value of `_mcm_status_flags`.

static inline void MCM\_ClearCoreFaultStatusFlags(MCM\_Type \*base, `uint8_t` u8StatusFlags)

Clears the core fault error status flags, including core fault error interrupt flag and core fault error data lost flag.

#### Parameters

- `base` – MCM peripheral base address.
- `u8StatusFlags` – The status flags to be cleared, should be the OR'ed value of `_mcm_status_flags`.

static inline void MCM\_EnableResourceProtection(MCM\_Type \*base, bool bEnable)

Enables/Disables resource protection.

#### Parameters

- `base` – MCM peripheral base address.
- `bEnable` – Used to enable/disable memory resource protection.

- **true** Enable memory resource protection.
- **false** Disable memory resource protection.

static inline void MCM\_LockResourceProtectionRegisters(MCM\_Type \*base)

Locks the value of the resource protection related registers, after locked the registers' value can not be changed until a system reset.

#### Parameters

- base – MCM peripheral base address.

status\_t MCM\_SetResourceProtectionConfig(MCM\_Type \*base, const  
mcm\_resource\_protection\_config\_t \*psConfig)

Sets the configuration of resource protection, including flash base address, ram base address, etc.

#### Parameters

- base – MCM peripheral base address.
- psConfig – The pointer of structure mcm\_resource\_protection\_config\_t.

#### Return values

- kStatus\_Success – Succeed to setting resource protection related options.
- kStatus\_Fail – Fail to set resource protection related options.

static inline uint32\_t MCM\_GetResourceProtectionIllegalFaultPC(MCM\_Type \*base)

Gets the 21-bit illegal faulting PC that only for a resource protection fault.

#### Parameters

- base – MCM peripheral base address.

#### Returns

The resource protection illegal faulting PC.

static inline bool MCM\_IsResourceProtectionIllegalFaultValid(MCM\_Type \*base)

Indicates whether an resource protection illegal PC fault has occurred.

#### Parameters

- base – MCM peripheral base address.

#### Return values

- true – The resource protection illegal PC fault has occurred.
- false – The resource protection illegal PC fault has not occurred.

static inline void MCM\_ClearResourceProtectionIllegalFaultValid(MCM\_Type \*base)

Clears the resource protection illegal fault bit.

#### Parameters

- base – MCM peripheral base address.

static inline uint32\_t MCM\_GetResourceProtectionMisalignedFaultPC(MCM\_Type \*base)

Gets the 21-bit misaligned faulting PC that only for a resource protection fault.

#### Parameters

- base – MCM peripheral base address.

#### Returns

The resource protection misaligned faulting PC.

static inline bool MCM\_IsResourceProtectionMisalignedFaultValid(MCM\_Type \*base)

Indicates whether an resource protection misaligned PC fault has occurred.

**Parameters**

- base – MCM peripheral base address.

**Return values**

- true – The resource protection misaligned PC fault has occurred.
- false – The resource protection misaligned PC fault has not occurred.

static inline void MCM\_ClearResourceProtectionMisalignedFaultValid(MCM\_Type \*base)

Clears the resource protection misaligned fault bit.

**Parameters**

- base – MCM peripheral base address.

FSL\_MCM\_DRIVER\_VERSION

MCM driver version.

enum \_mcm\_status\_flags

The enumeration of status flags, including core fault error interrupt flag and core fault error data lost flag.

*Values:*

enumerator kMCM\_CoreFaultErrorInterruptFlag

A bus error has occurred.

enumerator kMCM\_CoreFaultErrorDataLostFlag

A bus error has occurred before the previous error condition was cleared.

enum \_mcm\_datapath\_width

The enumeration of datapath width, including 32 bits and 64 bits.

*Values:*

enumerator kMCM\_Datapath32b

Datapath width is 32 bits.

enumerator kMCM\_Datapath64b

Datapath width is 64 bits.

enum \_mcm\_axbs\_dma\_core\_priority

The enumeration of DMA controller priority in the Crossbar switch arbitration scheme.

*Values:*

enumerator kMCM\_AxbsPriorityCoreHigherThanDMA

Fixed-priority arbitration is selected: DSC core has a higher priority than the DMA Controller's priority.

enumerator kMCM\_AxbsPriorityCoreDMARoundRobin

Round-robin priority arbitration is selected: DMA Controller and DSC core have equal priority.

enum \_mcm\_last\_fault\_access\_dir

The enumeration of last faulted core access direction.

*Values:*

enumerator kMCM\_CoreRead

Core read access.

enumerator kMCM\_CoreWrite

Core write access.

enum \_mcm\_last\_fault\_access\_size

The enumeration of last faulted core access size.

*Values:*

enumerator kMCM\_Access8b

Last faulted core access size is 8-bit.

enumerator kMCM\_Access16b

Last faulted core access size is 16-bit.

enumerator kMCM\_Access32b

Last faulted core access size is 32-bit.

enum \_mcm\_last\_fault\_access\_type

The enumeration of last faulted core access type.

*Values:*

enumerator kMCM\_AccessInstruction

Last faulted core access is instruction.

enumerator kMCM\_AccessData

Last faulted core access is data.

enum \_mcm\_last\_fault\_access\_location

The enumeration of last captured fault Location.

*Values:*

enumerator kMCM\_ErrOnInstructionBus

Error occurred on M0 (instruction bus).

enumerator kMCM\_ErrOnOperandABus

Error occurred on M1 (operand A bus).

enumerator kMCM\_ErrOnOperandBBus

Error occurred on M2 (operand B bus).

typedef enum \_mcm\_datapath\_width mcm\_datapath\_width\_t

The enumeration of datapath width, including 32 bits and 64 bits.

typedef enum \_mcm\_axbs\_dma\_core\_priority mcm\_axbs\_dma\_core\_priority\_t

The enumeration of DMA controller priority in the Crossbar switch arbitration scheme.

typedef enum \_mcm\_last\_fault\_access\_dir mcm\_last\_fault\_access\_dir\_t

The enumeration of last faulted core access direction.

typedef enum \_mcm\_last\_fault\_access\_size mcm\_last\_fault\_access\_size\_t

The enumeration of last faulted core access size.

typedef enum \_mcm\_last\_fault\_access\_type mcm\_last\_fault\_access\_type\_t

The enumeration of last faulted core access type.

typedef enum \_mcm\_last\_fault\_access\_location mcm\_last\_fault\_access\_location\_t

The enumeration of last captured fault Location.

typedef struct \_mcm\_core\_fault\_attribute mcm\_core\_fault\_attribute\_t

The structure of core fault attributes, contains access type, access size, access direction, etc.

```
typedef struct _mcm_resource_protection_config mcm_resource_protection_config_t
```

The structure of the resource protection config, the set value can be used only when the resource protection is enabled, and this value can be changed only when the resource protection is disabled.

```
struct _mcm_core_fault_attribute
```

*#include <fsl\_mcm.h>* The structure of core fault attributes, contains access type, access size, access direction, etc.

### Public Members

```
mcm_last_fault_access_type_t eType
```

Indicates the last faulted core access type, please refer to *mcm\_last\_fault\_access\_type\_t*.

```
uint8_t bitReserved1
```

Reserved 1 bit.

```
bool bBufferable
```

Indicates if last faulted core access was bufferable.

- **true** Last faulted core access is bufferable.
- **false** Last faulted core access is non-bufferable.

```
uint8_t bitReserved2
```

Reserved 1 bit.

```
mcm_last_fault_access_size_t eSize
```

Indicates last faulted core access size.

```
mcm_last_fault_access_dir_t eDirection
```

Indicates the last faulted core access direction.

```
struct _mcm_resource_protection_config
```

*#include <fsl\_mcm.h>* The structure of the resource protection config, the set value can be used only when the resource protection is enabled, and this value can be changed only when the resource protection is disabled.

### Public Members

```
bool bEnableResourceProtection
```

Enable/Disable resource protection.

- **true** Enable Resource protection.
- **false** Disable Resource protection.

```
uint8_t u8FlashBaseAddress
```

Flash base address for user region, supports 4 KB granularity.

```
uint8_t u8RamBaseAddress
```

Program RAM base address for user region, support 256 byte granularity.

```
uint32_t u32BootRomBaseAddress
```

Boot ROM base address for user region

```
uint32_t u32ResourceProtectionOtherSP
```

Resource protection other stack pointer.

## 2.48 The Driver Change Log

## 2.49 MCM Peripheral and Driver Overview

## 2.50 OPAMP: Operational Amplifier Driver

`void OPAMP_Init(OPAMP_Type *base, const opamp_config_t *psConfig)`

Initializes the OPAMP module.

This function enables the OPAMP IP bus clock (optional, controlled by macro `FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL`), sets the configuration to OPAMP and enables the load.

This function does initialization when using OPAMP module. The operations are:

- Enable the clock for OPAMP.
- Enable the write protection.
- Enable the load completion interrupt.
- Set configuration register for OPAMP.
- Set Positive channel and Negative channel.
- Set the power mode.
- Set the gain value.
- Set the load mode.
- Enable the OPAMP.

### Parameters

- `base` – OPAMP peripheral base address.
- `psConfig` – Pointer to configuration structure.
- `base` – OPAMP peripheral base address.
- `psConfig` – Pointer to configuration structure. See `opamp_config_t`.

`void OPAMP_GetDefaultConfig(opamp_config_t *psConfig)`

Get default configuration for OPAMP.

Gets default configuration for OPAMP.

The default value:

```
psConfig->bEnableLoadCompletionInterrupt = false;
psConfig->bEnableWriteProtection = false;
psConfig->eLoadMode = kOPAMP_LoadModeDelayLoad;
psConfig->ePowerMode = kOPAMP_PowerModeLowPower;
psConfig->eRotateNumber = kOPAMP_RotateConfigSet0;

psConfig->sConfigSet0.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet0.eVNEG = kOPAMP_VNEG0;
psConfig->sConfigSet0.eVPOS = kOPAMP_VPOS0;
psConfig->sConfigSet0.u8PreviousConfigSetWindow = 15;

psConfig->sConfigSet1.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet1.eVNEG = kOPAMP_VNEG0;
```

(continues on next page)

(continued from previous page)

```

psConfig->sConfigSet1.eVPOS = kOPAMP_VPOS0;
psConfig->sConfigSet1.u8PreviousConfigSetWindow = 15;

psConfig->sConfigSet2.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet2.eVNEG = kOPAMP_VNEG0;
psConfig->sConfigSet2.eVPOS = kOPAMP_VPOS0;
psConfig->sConfigSet2.u8PreviousConfigSetWindow = 15;

psConfig->sConfigSet3.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet3.eVNEG = kOPAMP_VNEG0;
psConfig->sConfigSet3.eVPOS = kOPAMP_VPOS0;
psConfig->sConfigSet3.u8PreviousConfigSetWindow = 15;

```

**The default value:**

```

psConfig->bEnableLoadCompletionInterrupt = false;
psConfig->bEnableWriteProtection = false;
psConfig->eLoadMode = kOPAMP_LoadModeDelayLoad;
psConfig->ePowerMode = kOPAMP_PowerModeLowPower;
psConfig->eConfigRegSel = kOPAMP_ConfigRegSelCFG0;

psConfig->sConfigSet0.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet0.eNegChannel = kOPAMP_NegChannel0;
psConfig->sConfigSet0.ePosChannel = kOPAMP_PosChannel0;

psConfig->sConfigSet1.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet1.eNegChannel = kOPAMP_NegChannel0;
psConfig->sConfigSet1.ePosChannel = kOPAMP_PosChannel0;

psConfig->sConfigSet2.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet2.eNegChannel = kOPAMP_NegChannel0;
psConfig->sConfigSet2.ePosChannel = kOPAMP_PosChannel0;

psConfig->sConfigSet3.eWorkMode = kOPAMP_WorkModeBufferMode;
psConfig->sConfigSet3.eNegChannel = kOPAMP_NegChannel0;
psConfig->sConfigSet3.ePosChannel = kOPAMP_PosChannel0;

```

**Parameters**

- psConfig – Pointer to configuration structure.
- psConfig – Pointer to configuration structure.

```
void OPAMP_Deinit(OPAMP_Type *base)
```

De-initializes the OPAMP module.

This function only disables the OPAMP IP bus clock (optional, controlled by the macro FSL\_SDK\_DISABLE\_DRIVER\_CLOCK\_CONTROL).

This function does de-initialization when using OPAMP module. The operations are:

- Disable the OPAMP.
- Disable the clock for OPAMP.

**Parameters**

- base – OPAMP peripheral base address.
- base – OPAMP peripheral base address.

*status\_t* OPAMP\_UpdateModuleConfig(OPAMP\_Type \*base, const *opamp\_config\_t* \*psConfig)

Configure the OPAMP module and enable the configuration load.

This function sets the new configuration, and enables the configuration load. If previous old configuration has not been loaded, this function returns `kStatus_Fail`. Application could use `OPAMP_GetLoadCompletionFlag` to check whether the old configuration has been loaded.

After calling this function, the new configuration will be loaded at the time decided by `opamp_config_t::eLoadMode`.

#### Parameters

- base – OPAMP peripheral base address.
- psConfig – Pointer to the configuration.

#### Return values

- `kStatus_Success` – The configuration is set.
- `kStatus_Fail` – Could not set configuration because old configuration has not been loaded.

void OPAMP\_SetOneConfigSet(OPAMP\_Type \*base, *opamp\_config\_set\_index\_t* eIndex, const *opamp\_config\_set\_t* \*psConfigSet)

Set the rotation configuration set.

Sets configuration set.

This function only sets the rotation configuration set, application should call `OPAMP_EnableConfigLoad` to enable the load after set all desired configuration sets.

This function only sets the configuration set, application should call `OPAMP_EnableConfigLoad` to enable the load after setting all desired configuration sets.

#### Parameters

- base – OPAMP peripheral base address.
- eIndex – Index of configuration set.
- psConfigSet – Pointer to the configure structure.
- base – OPAMP peripheral base address.
- eIndex – Index of configuration set, please see `opamp_config_set_index_t` for details.
- psConfigSet – Pointer to the configure structure, please see `opamp_config_set_t` for details.

static inline void OPAMP\_EnableConfigLoad(OPAMP\_Type \*base)

Enable the new configuration load.

After configuration load enabled, the new set configuration will be loaded at the time determined by load mode. Application could monitor the load completion by `OPAMP_GetLoadCompletionFlag` or the interrupt. When load finished, the configuration load is disabled automatically.

#### Parameters

- base – OPAMP peripheral base address.

static inline bool OPAMP\_GetLoadCompletionFlag(OPAMP\_Type \*base)

Get the configuration load completion flag status.

#### Parameters

- base – OPAMP peripheral base address.

**Returns**

Return true if the flag is set, otherwise return false.

```
static inline void OPAMP_ClearLoadCompletionFlag(OPAMP_Type *base)
    Clear the configuration load completion flag.
```

**Parameters**

- base – OPAMP peripheral base address.

```
static inline uint8_t OPAMP_GetCurrentCounterValue(OPAMP_Type *base)
    Get current 4-bit window counter value.
```

**Parameters**

- base – OPAMP peripheral base address.

**Returns**

Current counter value.

```
static inline opamp_config_set_index_t OPAMP_GetCurrentConfigSet(OPAMP_Type *base)
    Get current working rotation configuration set.
```

**Parameters**

- base – OPAMP peripheral base address.

**Returns**

Index of current working configuration set.

```
void OPAMP_SetConfigSelection(OPAMP_Type *base, opamp_config_reg_sel_t eConfigRegSel)
    Changes configuration register selection.
```

This function can configure the working registers of the software and external signal. When the configuration set is updated using `OPAMP_SetOneConfigSet` and the external signal is not used, the software working register should also select the corresponding software working register according to the update of the configuration set.

**Parameters**

- base – OPAMP peripheral base address.
- eConfigRegSel – configuration register selection, please see `opamp_config_reg_sel_t` for details.

```
static inline void OPAMP_EnableOPAMP(OPAMP_Type *base, bool bEnable)
    Enables the OPAMP.
```

---

**Note:** Please use function `OPAMP_EnableOPAMP` to re-enable the OPAMP if it is disabled. Then load it with function `OPAMP_EnableConfigLoad`.

---

**Parameters**

- base – OPAMP peripheral base address.
- bEnable – Enables/disables the module.

```
static inline void OPAMP_DisableWriteProtection(OPAMP_Type *base)
    Disables write protection.
```

Write 10b to this field to disable the write protection.

**Parameters**

- base – OPAMP peripheral base address.

```
static inline void OPAMP_SetPowerMode(OPAMP_Type *base, opamp_power_mode_t
                                     ePowerMode)
```

Changes the power mode.

**Parameters**

- base – OPAMP peripheral base address.
- ePowerMode – Power mode, please see opamp\_power\_mode\_t for details.

```
static inline void OPAMP_SetLoadMode(OPAMP_Type *base, opamp_load_mode_t eLoadMode)
```

Changes the load mode.

**Parameters**

- base – OPAMP peripheral base address.
- eLoadMode – load mode, please see opamp\_load\_mode\_t for details.

```
static inline void OPAMP_EnableLoadCompletionInterrupt(OPAMP_Type *base)
```

Enables load completion interrupt.

**Parameters**

- base – OPAMP peripheral base address.

```
static inline void OPAMP_DisableLoadCompletionInterrupt(OPAMP_Type *base)
```

Disables load completion interrupt.

**Parameters**

- base – OPAMP peripheral base address.

```
static inline bool OPAMP_CheckLoadCompletionFlag(OPAMP_Type *base)
```

Checks the configuration load completion flag status.

**Parameters**

- base – OPAMP peripheral base address.

**Returns**

Return true if the flag is set, otherwise return false.

```
FSL_OPAMP_DRIVER_VERSION
```

OPAMP driver version.

```
FSL_OPAMP_DRIVER_VERSION
```

OPAMP driver version.

```
enum __opamp_load_mode
```

Load mode definition.

*Values:*

```
enumerator kOPAMP_LoadModeDelayLoad
```

Or named loop load mode. Loading happens on every loop configuration completion.

```
enumerator kOPAMP_LoadModeRealTimeLoad
```

Or named fast load mode. Loading happens on any configuration completion.

```
enum __opamp_power_mode
```

Power mode definition.

*Values:*

```
enumerator kOPAMP_PowerModeLowPower
```

Lower current consumption with slower slew rate and narrower unity gain bandwidth performance.

enumerator kOPAMP\_PowerModeHighSpeed

Higher current consumption with higher slew rate and wider unity gain bandwidth performance.

enum \_opamp\_rotate\_number

Rotation number definition.

*Values:*

enumerator kOPAMP\_RotateConfigSet0

Only configuration set 0 participates in the rotation configuration mechanism

enumerator kOPAMP\_RotateConfigSet0\_1

Configuration sets 0 and 1 participate in the rotation configuration mechanism

enumerator kOPAMP\_RotateConfigSet0\_2

Configuration sets 0 to 2 participate in the rotation configuration mechanism

enumerator kOPAMP\_RotateConfigSet0\_3

Configuration sets 0 to 3 participate in the rotation configuration mechanism

enum \_opamp\_work\_mode

OPAMP work mode.

*Values:*

enumerator kOPAMP\_WorkModeBufferMode

Buffer mode.

enumerator kOPAMP\_WorkModeInternalGain2X

Internal gain 2X mode.

enumerator kOPAMP\_WorkModeInternalGain4X

Internal gain 4X mode.

enumerator kOPAMP\_WorkModeInternalGain8X

Internal gain 8X mode.

enumerator kOPAMP\_WorkModeInternalGain16X

Internal gain 16X mode.

enumerator kOPAMP\_WorkModeExternalGain

External gain mode.

enum \_opamp\_vneg

VNEG input selection.

*Values:*

enumerator kOPAMP\_VNEG0

Select VNEG0

enumerator kOPAMP\_VNEG1

Select VNEG1

enumerator kOPAMP\_VNEG2

Select VNEG2

enumerator kOPAMP\_VNEG3

Select VNEG3

enum \_opamp\_vpos

VPOS input selection.

*Values:*

enumerator kOPAMP\_VPOS0  
Select VPOS0

enumerator kOPAMP\_VPOS1  
Select VPOS1

enumerator kOPAMP\_VPOS2  
Select VPOS2

enumerator kOPAMP\_VPOS3  
Select VPOS3

enum \_opamp\_config\_set\_index  
Configuration set index.

*Values:*

enumerator kOPAMP\_ConfigSet0  
Configuration set 0.

enumerator kOPAMP\_ConfigSet1  
Configuration set 1.

enumerator kOPAMP\_ConfigSet2  
Configuration set 2.

enumerator kOPAMP\_ConfigSet3  
Configuration set 3.

enum \_opamp\_config\_reg\_sel

The enumeration lists all options for software controlled opamps and other external signal controlled opamps.

*Values:*

enumerator kOPAMP\_ConfigRegSelCFG0  
Software work register select CFG0 (internal signal).

enumerator kOPAMP\_ConfigRegSelCFG1  
Software work register select CFG1 (internal signal).

enumerator kOPAMP\_ConfigRegSelCFG2  
Software work register select CFG2 (internal signal).

enumerator kOPAMP\_ConfigRegSelCFG3  
Software work register select CFG3 (internal signal).

enumerator kOPAMP\_ConfigRegSelA1OrA0  
External signal cfg\_sel\_a1 or cfg\_sel\_a0 selects configuration register.

enumerator kOPAMP\_ConfigRegSelA1OrB0  
External signal cfg\_sel\_a1 or cfg\_sel\_b0 selects configuration register.

enumerator kOPAMP\_ConfigRegSelA1OrC0  
External signal cfg\_sel\_a1 or cfg\_sel\_c0 selects configuration register.

enumerator kOPAMP\_configRegSelB1OrA0  
External signal cfg\_sel\_b1 or cfg\_sel\_a0 selects configuration register.

enumerator kOPAMP\_configRegSelB1OrB0  
External signal cfg\_sel\_b1 or cfg\_sel\_b0 selects configuration register.

enumerator kOPAMP\_configRegSelB1OrC0  
External signal cfg\_sel\_b1 or cfg\_sel\_c0 selects configuration register.

enumerator kOPAMP\_ConfigRegSelC1OrA0

External signal `cfg_sel_c1` or `cfg_sel_a0` selects configuration register.

enumerator kOPAMP\_ConfigRegSelC1OrB0

External signal `cfg_sel_c1` or `cfg_sel_b0` selects configuration register.

enumerator kOPAMP\_ConfigRegSelC1OrC0

External signal `cfg_sel_c1` or `cfg_sel_c0` selects configuration register.

enum `_opamp_load_mode`

The enumeration lists the opamp buffer's loading modes, delay loading and immediately loading modes.

*Values:*

enumerator kOPAMP\_LoadModeDelayLoad

The buffer registers are loaded when the next configuration is complete, if CTRL[LDOK] is set.

enumerator kOPAMP\_LoadModeImmediatelyLoad

The buffer register shall be loaded immediately after CTRL[LDOK] is set.

enum `_opamp_power_mode`

The enumeration lists the power modes of the opamp, including low power and high power modes.

*Values:*

enumerator kOPAMP\_PowerModeLowPower

Lower current consumption with slower slew rate and narrower unity gain bandwidth performance.

enumerator kOPAMP\_PowerModeHighSpeed

Higher current consumption with higher slew rate and wider unity gain bandwidth performance.

enum `_opamp_positive_channel`

The enumeration of positive input channel selection.

*Values:*

enumerator kOPAMP\_PosChannel0

Positive channel 0.

enumerator kOPAMP\_PosChannel1

Positive channel 1.

enumerator kOPAMP\_PosChannel2

Positive channel 2.

enumerator kOPAMP\_PosChannel3

Positive channel 3.

enum `_opamp_negative_channel`

The enumeration of negative input channel selection.

*Values:*

enumerator kOPAMP\_NegChannel0

Negative channel 0.

enumerator kOPAMP\_NegChannel1

Negative channel 1.

enumerator kOPAMP\_NegChannel2  
Negative channel 2.

enumerator kOPAMP\_NegChannel3  
Negative channel 3.

enum `_opamp_config_set_index`  
The enumeration of configuration set index.

*Values:*

enumerator kOPAMP\_ConfigSet0  
Configuration set 0.

enumerator kOPAMP\_ConfigSet1  
Configuration set 1.

enumerator kOPAMP\_ConfigSet2  
Configuration set 2.

enumerator kOPAMP\_ConfigSet3  
Configuration set 3.

enum `_opamp_work_mode`  
The enumeration lists the operating modes of the opamp, including buffer mode, internal gain and external gain mode.

*Values:*

enumerator kOPAMP\_WorkModeBufferMode  
Buffer mode.

enumerator kOPAMP\_WorkModeInternalGain2X  
Internal gain 2X mode.

enumerator kOPAMP\_WorkModeInternalGain4X  
Internal gain 4X mode.

enumerator kOPAMP\_WorkModeInternalGain8X  
Internal gain 8X mode.

enumerator kOPAMP\_WorkModeInternalGain16X  
Internal gain 16X mode.

enumerator kOPAMP\_WorkModeExternalGain  
External gain mode.

typedef enum `_opamp_load_mode` `opamp_load_mode_t`  
Load mode definition.

typedef enum `_opamp_power_mode` `opamp_power_mode_t`  
Power mode definition.

typedef enum `_opamp_rotate_number` `opamp_rotate_number_t`  
Rotation number definition.

typedef enum `_opamp_work_mode` `opamp_work_mode_t`  
OPAMP work mode.

typedef enum `_opamp_vneg` `opamp_vneg_t`  
VNEG input selection.

typedef enum `_opamp_vpos` `opamp_vpos_t`  
VPOS input selection.

```

typedef enum _opamp_config_set_index opamp_config_set_index_t
    Configuration set index.

typedef struct _opamp_config_set opamp_config_set_t
    Configuration set information.

typedef struct _opamp_config opamp_config_t
    Configuration structure.

typedef enum _opamp_config_reg_sel opamp_config_reg_sel_t
    The enumeration lists all options for software controlled opamps and other external signal
    controlled opamps.

typedef enum _opamp_load_mode opamp_load_mode_t
    The enumeration lists the opamp buffer's loading modes, delay loading and immediately
    loading modes.

typedef enum _opamp_power_mode opamp_power_mode_t
    The enumeration lists the power modes of the opamp, including low power and high power
    modes.

typedef enum _opamp_positive_channel opamp_positive_channel_t
    The enumeration of positive input channel selection.

typedef enum _opamp_negative_channel opamp_negative_channel_t
    The enumeration of negative input channel selection.

typedef enum _opamp_config_set_index opamp_config_set_index_t
    The enumeration of configuration set index.

typedef enum _opamp_work_mode opamp_work_mode_t
    The enumeration lists the operating modes of the opamp, including buffer mode, internal
    gain and external gain mode.

typedef struct _opamp_config_set opamp_config_set_t
    Configuration set information.

typedef struct _opamp_config opamp_config_t
    Configuration structure.

struct _opamp_config_set
    #include <fsl_opamp.h> Configuration set information.

```

### Public Members

*opamp\_work\_mode\_t* eWorkMode

Work mode.

Opamp work mode.

*opamp\_vneg\_t* eVNEG

VNEG pin selection, not used in buffer mode.

*opamp\_vpos\_t* eVPOS

VPOS pin selection.

*uint8\_t* u8PreviousConfigSetWindow

How many clock counts the previous configuration set affects the amplifier, allowed region 0~15.

*opamp\_negative\_channel\_t* eNegChannel

Negative channel selection.

*opamp\_positive\_channel\_t* ePosChannel

Positive channel selection.

struct *\_opamp\_config*

*#include <fsl\_opamp.h>* Configuration structure.

### Public Members

bool bEnableLoadCompletionInterrupt

Set **true** to enable load completion interrupt.

Enable load completion interrupt

bool bEnableWriteProtection

Set **true** to lock configuration registers.

Enable write protection.

*opamp\_load\_mode\_t* eLoadMode

Configuration load mode.

*opamp\_power\_mode\_t* ePowerMode

Power mode.

Configuration Power mode.

*opamp\_rotate\_number\_t* eRotateNumber

How many configuration sets are involved in rotation.

*opamp\_config\_set\_t* sConfigSet0

Rotation configuration set 0.

Configuration register set 0.

*opamp\_config\_set\_t* sConfigSet1

Rotation configuration set 1.

Configuration register set 1.

*opamp\_config\_set\_t* sConfigSet2

Rotation configuration set 2.

Configuration register set 2.

*opamp\_config\_set\_t* sConfigSet3

Rotation configuration set 3.

Configuration register set 3.

*opamp\_config\_reg\_sel\_t* eConfigRegSel

Selects configuration register.

## 2.51 The Driver Change Log

## 2.52 OPAMP Peripheral and Driver Overview

## 2.53 PIT: Periodic Interrupt Timer (PIT) Driver

void PIT\_Init(PIT\_Type \*base, const *pit\_config\_t* \*psConfig)

Un-gates the PIT clock, configures the PIT features. The configurations are:

- Clock source selection for PIT module
- Prescaler configuration to the input clock source
- PIT period interval
- PIT slave mode enable/disable
- Interrupt enable/disable
- PIT timer enable/disable
- Preset Polarity positive edge/negative edge

---

**Note:** This API should be called at the beginning of the application using the PIT driver and call PIT\_StartTimer() API to start PIT timer.

---

### Parameters

- base – PIT peripheral base address
- psConfig – Pointer to the user's PIT config structure

void PIT\_Deinit(PIT\_Type \*base)

Gates the PIT clock and disables the PIT module.

### Parameters

- base – PIT peripheral base address

void PIT\_GetDefaultConfig(*pit\_config\_t* \*psConfig)

Fill in the PIT config structure with the default settings.

This function initializes the PIT configuration structure to default values.

```
psConfig->eClockSource = kPIT_CountClockSource0;
psConfig->bEnableTimer = false;
psConfig->bEnableSlaveMode = false;
psConfig->ePrescaler = kPIT_PrescalerDivBy1;
psConfig->bEnableInterrupt = false;
psConfig->u32PeriodCount = 0xFFFFFFFFU;
psConfig->bEnableNegativeEdge = false;
psConfig->sPresetFilter.u16FilterSamplePeriod = 0x0U;
psConfig->sPresetFilter.u16FilterSampleCount = 0x0U;
psConfig->sPresetFilter.bFilterClock = true;
psConfig->sPresetFilter.eFilterPrescalerPeripheral = kPIT_PrescalerDivBy1;
psConfig->sSyncSource.u8StretchCount = 0x0U;
psConfig->sSyncSource.eSyncOutSel = kPIT_Syncout_Default;
```

### Parameters

- psConfig – Pointer to user's PIT config structure.

static inline void PIT\_EnableSlaveMode(PIT\_Type \*base, bool bEnable)

Enable/Disable PIT slave mode.

### Parameters

- base – PIT peripheral base address
- bEnable – enable/disable slave mode

static inline void PIT\_SetTimerPrescaler(PIT\_Type \*base, *pit\_prescaler\_value\_t* ePrescaler)

Sets the PIT clock prescaler.

#### Parameters

- base – PIT peripheral base address
- ePrescaler – Timer prescaler value

static inline void PIT\_SetTimerPeriod(PIT\_Type \*base, uint32\_t u32PeriodCount)

Sets the timer period in units of count.

Timers begin counting from 0 until it reaches the value set by this function, then it generates an interrupt and counter resumes counting from 0 again.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert to ticks.

---

#### Parameters

- base – PIT peripheral base address
- u32PeriodCount – Timer period in units of ticks, use macro definition `MSEC_TO_COUNT` to convert value in ms to count of ticks, the PIT clock rate is source clock divide prescaler.

static inline uint32\_t PIT\_GetCurrentTimerCount(PIT\_Type \*base)

Reads the current timer counting value.

This function returns the real-time timer counting value, in a range from 0 to a timer period.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert ticks to usec or msec.

---

#### Parameters

- base – PIT peripheral base address

#### Returns

Current timer counting value in ticks, use macro definition `COUNT_TO_MSEC` to convert value in ticks to count of millisecond, the PIT clock rate is source clock divide prescaler.

static inline void PIT\_StartTimer(PIT\_Type \*base)

Starts the timer counting.

After calling this function, timers load period value, count down to 0 and then load the respective start value again. Each time a timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

#### Parameters

- base – PIT peripheral base address

static inline void PIT\_StopTimer(PIT\_Type \*base)

Stops the timer counting.

This function stops timer counting, and the counter remains at or returns to a 0 value.

#### Parameters

- base – PIT peripheral base address

static inline void PIT\_EnableInterrupt(PIT\_Type \*base)

Enables the PIT interrupts.

#### Parameters

- base – PIT peripheral base address

static inline void PIT\_DisableInterrupt(PIT\_Type \*base)

Disables the selected PIT interrupts.

#### Parameters

- base – PIT peripheral base address

static inline uint16\_t PIT\_GetStatusFlags(PIT\_Type \*base)

Gets the PIT status flags.

#### Parameters

- base – PIT peripheral base address

#### Returns

The status flags. This is the logical OR of members of the enumeration `_pit_status_flags`

static inline void PIT\_ClearStatusFlags(PIT\_Type \*base)

Clears the PIT status flags.

#### Parameters

- base – PIT peripheral base address

static inline void PIT\_SetPresetFiltConfig(PIT\_Type \*base, const *pit\_config\_filt\_t* psConfig)

Set FILT configurations.

#### Parameters

- base – PIT peripheral base address
- psConfig – Pointer to user's PIT FILT config structure

static inline void PIT\_SetSyncOutConfig(PIT\_Type \*base, const *pit\_config\_ctrl2\_t* psConfig)

Set Sync configurations.

#### Parameters

- base – PIT peripheral base address
- psConfig – Pointer to user's PIT SYNC config structure

FSL\_PIT\_DRIVER\_VERSION

PIT driver version.

enum `_pit_prescaler_value`

PIT clock prescaler values.

*Values:*

enumerator `kPIT_PrescalerDivBy1`

Clock divided by 1

enumerator `kPIT_PrescalerDivBy2`

Clock divided by 2

enumerator `kPIT_PrescalerDivBy4`

Clock divided by 4

enumerator kPIT\_PrescalerDivBy8

Clock divided by 8

enumerator kPIT\_PrescalerDivBy16

Clock divided by 16

enumerator kPIT\_PrescalerDivBy32

Clock divided by 32

enumerator kPIT\_PrescalerDivBy64

Clock divided by 64

enumerator kPIT\_PrescalerDivBy128

Clock divided by 128

enumerator kPIT\_PrescalerDivBy256

Clock divided by 256

enumerator kPIT\_PrescalerDivBy512

Clock divided by 512

enumerator kPIT\_PrescalerDivBy1024

Clock divided by 1024

enumerator kPIT\_PrescalerDivBy2048

Clock divided by 2048

enumerator kPIT\_PrescalerDivBy4096

Clock divided by 4096

enumerator kPIT\_PrescalerDivBy8192

Clock divided by 8192

enumerator kPIT\_PrescalerDivBy16384

Clock divided by 16384

enumerator kPIT\_PrescalerDivBy32768

Clock divided by 32768

enum `_pit_status_flags`

List of PIT status flags.

*Values:*

enumerator kPIT\_Timer\_RollOverFlag

Timer roll over flag

enum `_pit_syncout_mode`

List of SYNC\_OUT output mode.

*Values:*

enumerator kPIT\_Syncout\_Default

SYNC\_OUT takes affect when PIT counter equals to the MODULO value (default)

enumerator kPIT\_Syncout\_Toggle

SYNC\_OUT is in toggle mode

typedef enum `_pit_prescaler_value` `pit_prescaler_value_t`

PIT clock prescaler values.

typedef enum `_pit_syncout_mode` `pit_syncout_mode_t`

List of SYNC\_OUT output mode.

```
typedef struct _pit_config_filt pit_config_filt_t
```

PIT FILT configuration structure.

This structure holds the configuration settings for the PIT FILT register. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

```
typedef struct _pit_config_ctrl2 pit_config_ctrl2_t
```

PIT CTRL2 configuration structure.

This structure holds the configuration settings for the PIT CTRL2 register. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

```
typedef struct _pit_config pit_config_t
```

PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

```
struct _pit_config_filt
```

*#include <fsl\_pit.h>* PIT FILT configuration structure.

This structure holds the configuration settings for the PIT FILT register. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

### Public Members

```
bool bFilterClock
```

Filter Clock Source selection.

```
pit_prescaler_value_t eFilterPrescalerPeripheral
```

Sets the peripheral clock prescaler.

```
uint8_t u16FilterSampleCount
```

Input Filter Sample Count.

```
uint8_t u16FilterSamplePeriod
```

Input Filter Sample Period.

```
struct _pit_config_ctrl2
```

*#include <fsl\_pit.h>* PIT CTRL2 configuration structure.

This structure holds the configuration settings for the PIT CTRL2 register. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

### Public Members

```
uint8_t u8StretchCount
```

The cycle number to be stretched for SYNC\_OUT signal.

*pit\_syncout\_mode\_t* eSyncOutSel

Select the output mode of SYNC\_OUT.

struct \_\_pit\_config

*#include <fsl\_pit.h>* PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the PIT\_GetDefaultConfig() function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

### Public Members

*pit\_prescaler\_value\_t* ePrescaler

Clock prescaler value

bool bEnableInterrupt

Enable PIT Roll-Over Interrupt

bool bEnableSlaveMode

Enable the PIT module in slave mode, in which mode the timer will be triggered by master PIT enable.

bool bEnableTimer

PIT timer enable flag, which is false by default

*pit\_count\_clock\_source\_t* eClockSource

Specify the PIT count clock source

uint32\_t u32PeriodCount

Timer period in clock cycles, Use macro definition MSEC\_TO\_COUNT to convert value in ms to count of ticks, the COP clock rate is source clock divide prescaler.

bool bEnableNegativeEdge

choose the polarity of Preset input.

*pit\_config\_filt\_t* sPresetFilter

Specify the PIT preset filter source

*pit\_config\_ctrl2\_t* sSyncSource

Specify the PIT Sync source

## 2.54 The Driver Change Log

## 2.55 PIT Peripheral and Driver Overview

## 2.56 PMC: Power Management Controller Driver

static inline void PMC\_SetBandgapTrim(PMC\_Type \*base, uint8\_t u8TrimValue)

Sets the trim value of the bandgap reference in the regulator.

### Parameters

- base – PMC peripheral base address.
- u8TrimValue – The bandgap's trim value, ranges from 0 to 15.

```
static inline void PMC_EnableVoltageReferenceBuffer(PMC_Type *base, bool bEnable)
```

Enables/Disables a buffer that drivers the 1.2V bandgap reference to the ADC.

If the users want to calibrate the ADC using the 1.2V reference voltage, then the voltage reference buffer should be enabled. When ADC calibration is not being performed, the voltage reference buffer should be disabled to save power.

#### Parameters

- base – PMC peripheral base address.
- bEnable – Used to control the behaviour of voltage reference buffer.
  - **true** Enable voltage reference buffer.
  - **false** Disable voltage reference buffer.

```
static inline void PMC_EnableInterrupts(PMC_Type *base, uint16_t u16Interrupts)
```

Enables the interrupts, including 2.2V high voltage interrupt, 2.7V/2.65V high voltage interrupt, 2.2V low voltage interrupt, 2.7V/2.65V low voltage interrupt.

#### Parameters

- base – PMC peripheral base address.
- u16Interrupts – The interrupts to be enabled, should be the OR'ed value of `_pmc_interrupt_enable`.

```
static inline void PMC_DisableInterrupts(PMC_Type *base, uint16_t u16Interrupts)
```

Disables the interrupts, including 2.2V high voltage interrupt, 2.7V/2.65V high voltage interrupt, 2.2V low voltage interrupt, 2.7V/2.65V low voltage interrupt.

#### Parameters

- base – PMC peripheral base address.
- u16Interrupts – The interrupts to be disabled, should be the OR'ed value of `_pmc_interrupt_enable`.

```
static inline uint16_t PMC_GetStatusFlags(PMC_Type *base)
```

Gets the status flags of PMC module, such as low voltage interrupt flag, small regulator 2.7 active flag, etc.

#### Parameters

- base – PMC peripheral base address.

#### Returns

The status flags of PMC module, should be the OR'ed value of `_pmc_status_flags`.

```
static inline void PMC_ClearStatusFlags(PMC_Type *base, uint16_t u16StatusFlags)
```

Clears the status flags of PMC module, only low voltage interrupt flag, sticky 2.7V/2.65V low voltage flag, and sticky 2.2V low voltage flag can be cleared.

#### Parameters

- base – PMC peripheral base address.
- u16StatusFlags – The status flags to be cleared, should be the OR'ed value of `kPMC_LowVoltageInterruptFlag`, and `kPMC_Sticky2P7VLowVoltageFlag/kPMC_Sticky2P65VLowVoltageFlag`, and `kPMC_Sticky2P2VLowVoltageFlag`,

```
static inline void PMC_SetVrefTrim(PMC_Type *base, uint16_t u16TrimValue)
```

Sets the trim value of the Vref reference in the regulator.

#### Parameters

- base – PMC peripheral base address.
- u16TrimValue – The Vref's trim value, ranges from 0 to 31.

static inline void PMC\_SetVcapTrim(PMC\_Type \*base, uint16\_t u16TrimValue)

Sets the trim value of the Vcap reference in the regulator.

**Parameters**

- base – PMC peripheral base address.
- u16TrimValue – The Vcap's trim value, ranges from 0 to 15.

FSL\_PMC\_DRIVER\_VERSION

PMC driver version.

enum \_\_pmc\_interrupt\_enable

The enumeration of PMC voltage detection interrupts.

*Values:*

enumerator kPMC\_2P2VLowVoltageInterruptEnable

If the input supply is currently dropped below the 2.2V level, generate the low voltage interrupt.

enumerator kPMC\_2P2VHighVoltageInterruptEnable

If the input supply is currently raised above the 2.2V level, generate the low voltage interrupt.

enumerator kPMC\_AllInterruptsEnable

enum \_\_pmc\_status\_flags

The enumeration of PMC status flags.

*Values:*

enumerator kPMC\_SmallRegulator2P7VActiveFlag

The small regulator 2.7V supply is ready to be used.

enumerator kPMC\_LowVoltageInterruptFlag

The low voltage interrupt flag, used to indicate whether the low voltage interrupt is asserted.

enumerator kPMC\_Sticky2P2VLowVoltageFlag

Input supply has dropped below the 2.2V threshold. This sticky flag indicates that the input supply dropped below the 2.2V level at some point.

enumerator kPMC\_2P2VLowVoltageFlag

Input supply is below the 2.2V threshold.

enumerator kPMC\_AllStatusFlags

## 2.57 The Driver Change Log

## 2.58 PMC Peripheral and Driver Overview

## 2.59 eFlexPWM: Enhanced Flexible Pulse Width Modulator Driver

```
void PWM_Init(PWM_Type *base, const pwm_config_t *psConfig)
```

Initialization PWM module with provided structure *pwm\_config\_t*.

This function can initial one or more submodules of the PWM module.

This examples shows how only initial submodule 0 without fault protection channel.

```
pwm_config_t sPwmConfig = {0};
pwm_sm_config_t sPwmSm0Config;
sPwmConfig.psPwmSubmoduleConfig[0] = &sPwmSm0Config;
PWM_GetSmDefaultConfig(&sPwmSm0Config);
PWM_Init(PWM, sPwmConfig);
```

---

**Note:** This API should be called at the beginning of the application using the PWM driver.

---

### Parameters

- *base* – PWM peripheral base address.
- *psConfig* – Pointer to PWM module configure structure. See *pwm\_config\_t*.

```
void PWM_Deinit(PWM_Type *base)
```

De-initialization a PWM module.

### Parameters

- *base* – PWM peripheral base address

```
void PWM_GetSMDDefaultConfig(pwm_sm_config_t *psConfig)
```

Gets an default PWM submodule's configuration.

This function fills in the initialization structure member, which can make submodule generate 50% duty cycle center aligned PWM\_A/B output.

The default effective values are:

```
psConfig->enableDebugMode = false;
psConfig->enableWaitMode = false;
psConfig->enableRun = false;
psConfig->sCounterConfig.eCountClockSource = kPWM_ClockSrcBusClock;
psConfig->sCounterConfig.eCountClockPrescale = kPWM_ClockPrescaleDivide1;
psConfig->sCounterConfig.eCountInitSource = kPWM_InitOnLocalSync;
psConfig->sReloadConfig.eReloadSignalSelect = kPWM_LocalReloadSignal;
psConfig->sReloadConfig.eLoclReloadEffectTime = kPWM_TakeEffectAtReloadOportunity;
psConfig->sReloadConfig.eLocalReloadOportunity = kPWM_LoadEveryOportunity;
psConfig->sReloadConfig.bEnableFullCycleReloadOportunity = true;
psConfig->sReloadConfig.bEnableHalfCycleReloadOportunity = false;
psConfig->sValRegisterConfig.u16CounterInitialValue = 0xFF00U;
psConfig->sValRegisterConfig.u16ValRegister0 = 0x0U;
psConfig->sValRegisterConfig.u16ValRegister1 = 0x00FFU;
psConfig->sValRegisterConfig.u16ValRegister2 = 0xFF80U;
psConfig->sValRegisterConfig.u16ValRegister3 = 0x80U;
psConfig->sValRegisterConfig.u16ValRegister4 = 0xFF80U;
psConfig->sValRegisterConfig.u16ValRegister5 = 0x80U;
psConfig->sForceConfig.eForceSignalSelect = kPWM_LocalSoftwareForce;
psConfig->sForceConfig.eSoftOutputFor23 = kPWM_SoftwareOutputLow;
psConfig->sForceConfig.eSoftOutputFor45 = kPWM_SoftwareOutputLow;
psConfig->sForceConfig.eForceOutput23 = kPWM_GeneratedPwm;
psConfig->sForceConfig.eForceOutput45 = kPWM_GeneratedPwm;
psConfig->sDeadTimeConfig.eMode = kPWM_Independent;
psConfig->sOutputConfig.ePwmXSignalSelect = kPWM_RawPwmX;
psConfig->sOutputConfig.bEnablePwmXOutput = true;
psConfig->sOutputConfig.bEnablePwmaOutput = true;
```

(continues on next page)

(continued from previous page)

```
psConfig->sOutputConfig.bEnablePwmbOutput = true;
psConfig->sOutputConfig.ePwmxFaultState = kPWM_OutputLowOnFault;
psConfig->sOutputConfig.ePwmaFaultState = kPWM_OutputLowOnFault;
psConfig->sOutputConfig.ePwmbFaultState = kPWM_OutputLowOnFault;
```

**Parameters**

- psConfig – Pointer to user’s PWM submodule config structure. See `pwm_sm_config_t`.

```
void PWM_GetFaultProtectionDefaultConfig(pwm_fault_protection_config_t *psConfig)
```

Gets an default fault protection channel’s configuration.

The default effective values are:

```
psConfig->sFaultInput[i].eFaultActiveLevel = kPWM_Logic0;
psConfig->sFaultInput[i].bEnableAutoFaultClear = true;
psConfig->sFaultInput[i].bEnableFaultFullCycleRecovery = true;
```

**Parameters**

- psConfig – Pointer to user’s PWM fault protection config structure. See `pwm_fault_protection_config_t`.

```
void PWM_SetupSMConfig(PWM_Type *base, pwm_sm_number_t eSubModule, const
                      pwm_sm_config_t *psConfig)
```

Sets up the PWM submodule configure.

**Parameters**

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to submodule configure structure, see `pwm_sm_config_t`.

```
static inline void PWM_SetupCounterConfig(PWM_Type *base, pwm_sm_number_t eSubModule,
                                         const pwm_sm_counter_config_t *psConfig)
```

Sets up the PWM submodule counter configure.

**Parameters**

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to submodule counter configure structure, see `pwm_sm_counter_config_t`.

```
static inline void PWM_SetCounterInitialValue(PWM_Type *base, pwm_sm_number_t
                                             eSubModule, uint16_t u16InitialValue)
```

Sets the PWM submodule counter initial register value.

This function set the INIT register value, the counter will start counting from INIT register value when initial signal assert or software force set. This write value will be loaded into inner set of buffered registers according to reload logic configure.

**Parameters**

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- u16InitialValue – The submodule number counter initialize value.

```
static inline void PWM_SetupReloadLogicConfig(PWM_Type *base, pwm_sm_number_t
                                             eSubModule, const
                                             pwm_sm_reload_logic_config_t *psConfig)
```

Sets up the PWM submodule reload logic configure.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to submodule reload logic configure structure, see `pwm_sm_reload_logic_config_t`.

```
void PWM_GetValueConfig(pwm_sm_value_register_config_t *psConfig,
                       pwm_sm_typical_output_mode_t eTypicalOutputMode, uint16_t
                       u16PwmPeriod, uint16_t u16PwmAPulseWidth, uint16_t
                       u16PwmBPulseWidth)
```

Update PWM submodule compare value configuration according to the typical output mode.

#### Parameters

- psConfig – See `pwm_sm_config_t`.
- eTypicalOutputMode – Typical PWM\_A/B output mode. See `pwm_sm_typical_output_mode_t`.
- u16PwmPeriod – PWM output period value in counter ticks. This value can be got by (main counter clock in Hz) / (wanted PWM signal frequency in Hz).
- u16PwmAPulseWidth – PWM\_A pulse width value in counter ticks. Can got by (wanted PWM duty Cycle) \* u16PwmPeriod.
- u16PwmBPulseWidth – PWM\_B pulse width value in counter ticks. Can got by (wanted PWM duty Cycle) \* u16PwmPeriod.

```
static inline void PWM_SetupValRegisterConfig(PWM_Type *base, pwm_sm_number_t
                                              eSubModule, const
                                              pwm_sm_value_register_config_t *psConfig)
```

Sets up the PWM submodule VALn registers logic configure.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to VALn registers configure structure, see `pwm_sm_value_register_config_t`.

```
static inline void PWM_SetValueRegister(PWM_Type *base, pwm_sm_number_t eSubModule,
                                       pwm_sm_val_register_t eRegister, uint16_t u16Value)
```

Sets the PWM submodule VALn register value.

---

**Note:** These write value will be loaded into inner set of buffered registers according to reload logic configure.

---

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.

- eRegister – Value register index (range in 0~5), see `pwm_sm_val_register_t`.
- u16Value – The value for VALn register.

```
static inline uint16_t PWM_GetValueRegister(PWM_Type *base, pwm_sm_number_t
                                           eSubModule, pwm_sm_val_register_t eRegister)
```

Gets the PWM submodule VALn register value.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eRegister – Value register index (range in 0~5), see `pwm_sm_val_register_t`.

#### Returns

The VALn register value.

```
static inline void PWM_SetFracvalRegister(PWM_Type *base, pwm_sm_number_t eSubModule,
                                          pwm_sm_fracval_register_t eRegister, uint16_t
                                          u16Value)
```

Sets the PWM submodule fractional value register value.

---

**Note:** These write value will be loaded into inner set of buffered registers according to reload logic configure.

---

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eRegister – Fractional value register index (range in 1~5), see `pwm_sm_val_register_t`.
- u16Value – The value for FRACVALn register.

```
static inline uint16_t PWM_GetFracvalRegister(PWM_Type *base, pwm_sm_number_t
                                              eSubModule, pwm_sm_fracval_register_t
                                              eRegister)
```

Sets the PWM submodule fractional value register value.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eRegister – Fractional value register index (range in 1~5), see `pwm_sm_fracval_register_t`.

#### Returns

The VALn FRACVALn value.

```
static inline void PWM_SetValueAndFracRegister(PWM_Type *base, pwm_sm_number_t
                                               eSubModule, pwm_sm_fracval_register_t
                                               eRegister, uint32_t u32Value)
```

Set submodule register VALx and its FRAC value with 32bit access.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – Submodule ID.

- `eRegister` – Fractional value register index (range in 1~5), see `pwm_sm_fracval_register_t`.
- `u32Value` – 32bit value for VALx and its FRAC. VALx: BIT16~BIT31. FRAC-VALx: BIT11~BIT15. RESERVED: BIT10~BIT0.

```
static inline uint32_t PWM_GetValueAndFracRegister(PWM_Type *base, pwm_sm_number_t
                                                eSubModule, pwm_sm_fracval_register_t
                                                eRegister)
```

Get submodule register VALx and its FRAC value with 32bit access.

#### Parameters

- `base` – PWM peripheral base address.
- `eSubModule` – Submodule ID.
- `eRegister` – Fractional value register index (range in 1~5), see `pwm_sm_fracval_register_t`.

#### Returns

The value of submodule register VALx and its FRAC, combined into 32bit. VALx: BIT16~BIT31. FRACVALx: BIT11~BIT15. RESERVED: BIT10~BIT0.

```
static inline void PWM_SetPwmLdok(PWM_Type *base, uint16_t u16Mask)
```

Set the PWM LDOK bit on a single or multiple submodules.

Enable this feature can make buffered CTRL[PRSC] and the INIT, FRACVAL and VAL registers values take effect after next local load signal assert. The timing of take effect can be the next PWM reload or immediately. After loading, MCTRL[LDOK] is automatically cleared and need to enable again before the next register updated.

---

**Note:** The VALx, FRACVALx, INIT, and CTRL[PRSC] registers of the corresponding submodule cannot be written while the the corresponding MCTRL[LDOK] bit is set.

---

#### Parameters

- `base` – PWM peripheral base address
- `u16Mask` – PWM submodules to set the LDOK bit, Logical OR of `_pwm_sm_enable`.

```
static inline void PWM_ClearPwmLdok(PWM_Type *base, uint16_t u16Mask)
```

Clear the PWM LDOK bit on a single or multiple submodules.

#### Parameters

- `base` – PWM peripheral base address
- `u16Mask` – PWM submodules to clear the LDOK bit, Logical OR of `_pwm_sm_enable`.

```
static inline void PWM_SetupForceLogicConfig(PWM_Type *base, pwm_sm_number_t
                                             eSubModule, const pwm_sm_force_logic_config_t
                                             *psConfig)
```

brief Sets up the PWM submodule force logic configure.

param `base` PWM peripheral base address. param `eSubModule` PWM submodule number, see `pwm_sm_number_t`. param `psConfig` Poniter to submodule force logic configure structure, see `pwm_sm_force_logic_config_t`.

static inline void PWM\_SetSoftwareForce(PWM\_Type \*base, *pwm\_sm\_number\_t* eSubModule)  
Sets up the PWM Sub-Module to trigger a software FORCE\_OUT event.

---

**Note:** Only works when the CTRL2[FORCE\_SEL] select kPWM\_ForceOutOnLocalSoftware.

---

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see *pwm\_sm\_number\_t*.

void PWM\_SetupDeadtimeConfig(PWM\_Type \*base, *pwm\_sm\_number\_t* eSubModule, const  
*pwm\_sm\_deadtime\_logic\_config\_t* \*psConfig)

Sets up the PWM submodule deadtime logic configure.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see *pwm\_sm\_number\_t*.
- psConfig – Pointer to deadtime logic configure structure, see *pwm\_sm\_deadtime\_logic\_config\_t*.

static inline uint16\_t PWM\_GetDeadtimeSampleValue(PWM\_Type \*base, *pwm\_sm\_number\_t*  
eSubModule)

Get the sampled values of the PWM\_X input at the end of each deadtime.

When use PWM\_A/B in complementary mode and connect to transistor to controls the output voltage. Need insert deadtime to avoid overlap of conducting interval between the top and bottom transistor. And both transistors in complementary mode are off during deadtime. Then connect the PWM\_X input to complementary transistors output, then it sampling input at the end of deadtime 0 for DT[0] and the end of deadtime 1 for DT[1]. Which DT value is not 0 indicates that there is a problem with the corresponding deadtime value. This can help to decide if there need do a deadtime correction for current complementary PWM output.

#### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see *pwm\_sm\_number\_t*.

#### Returns

The PWM\_X input sampled values.

void PWM\_SetupFractionalDelayConfig(PWM\_Type \*base, *pwm\_sm\_number\_t* eSubModule,  
const *pwm\_sm\_fractional\_delay\_logic\_config\_t* \*psConfig)

Sets up the PWM submodule fractional delay logic configure.

---

**Note:** The fractional delay logic can only be used when the IPBus clock is running at 100 MHz.

---

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see *pwm\_sm\_number\_t*.
- psConfig – Pointer to fractional delay logic configure structure, see *pwm\_sm\_fractional\_delay\_logic\_config\_t*.

```
void PWM_SetupOutputConfig(PWM_Type *base, pwm_sm_number_t eSubModule, const
    pwm_sm_output_logic_config_t *psConfig)
```

Sets up the PWM submodule output logic configure.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to output logic configure structure, see `pwm_sm_output_logic_config_t`.

```
static inline void PWM_EnableOutput(PWM_Type *base, uint16_t u16SubModules,
    pwm_sm_pwm_out_t eOutput)
```

Enables the PWM submodule pin output.

This function handles PWMX\_EN/PWMA\_EN/PWMB\_EN bit filed of OUTEN register, whcih can enable one or more submodule pin in PWMX/A/B.

#### Parameters

- base – PWM peripheral base address
- u16SubModules – The submodules that enable eOutput output, logical OR of `_pwm_sm_enable`.
- eOutput – PWM output pin ID, see `pwm_sm_pwm_out_t`.

```
static inline void PWM_DisableOutput(PWM_Type *base, uint16_t u16SubModules,
    pwm_sm_pwm_out_t eOutput)
```

Disables the PWM submodule pin output.

This function handles PWMX\_EN/PWMA\_EN/PWMB\_EN bit filed of OUTEN register, whcih can disable one or more submodule pin in PWMX/A/B.

#### Parameters

- base – PWM peripheral base address
- u16SubModules – The submodules that disable eOutput output, logical OR of `_pwm_sm_enable`.
- eOutput – PWM output pin ID, see `pwm_sm_pwm_out_t`.

```
static inline void PWM_EnableCombinedOutput(PWM_Type *base, uint16_t u16XSubModules,
    uint16_t u16ASubModules, uint16_t
    u16BSubModules)
```

Enables the PWM pin combination output.

This function handles PWMX\_EN/PWMA\_EN/PWMB\_EN bit filed of OUTEN register at the same time.

#### Parameters

- base – PWM peripheral base address
- u16XSubModules – The submodules that enable PWMX output, should be logical OR of `_pwm_sm_enable`.
- u16ASubModules – The submodules that enable PWMA output, should be logical OR of `_pwm_sm_enable`.
- u16BSubModules – The submodules that enable PWMB output, should be logical OR of `_pwm_sm_enable`.

```
static inline void PWM_DisableCombinedOutput(PWM_Type *base, uint16_t u16XSubModules,
                                             uint16_t u16ASubModules, uint16_t
                                             u16BSubModules)
```

Disables the PWM pin combination output.

This function handles PWMX\_EN/PWMA\_EN/PWMB\_EN bit filed of OUTEN register at the same time.

#### Parameters

- base – PWM peripheral base address
- u16XSubModules – The submodules that disable PWMX output, should be logical OR of `_pwm_sm_enable`.
- u16ASubModules – The submodules that disable PWMA output, should be logical OR of `_pwm_sm_enable`.
- u16BSubModules – The submodules that disable PWMB output, should be logical OR of `_pwm_sm_enable`.

```
static inline void PWM_MaskOutput(PWM_Type *base, uint16_t u16SubModules,
                                  pwm_sm_pwm_out_t eOutput)
```

Mask the PWM pin output.

This function handles MASKA/MASKB/MASKX bit filed of MASK register, which can mask one or more submodule pin in PWMX/A/B.

---

**Note:** The mask bits is buffered and can be updated until a FORCE\_OUT event occurs or a software update command.

---

#### Parameters

- base – PWM peripheral base address.
- u16SubModules – The submodules that mask eOutput output, logical OR of `_pwm_sm_enable`.
- eOutput – PWM output pin ID, see `pwm_sm_pwm_out_t`.

```
static inline void PWM_UnmaskOutput(PWM_Type *base, uint16_t u16SubModules,
                                     pwm_sm_pwm_out_t eOutput)
```

Unmask the PWM pin output.

This function handles MASKA/MASKB/MASKX bit filed of MASK register, which can mask one or more submodule pin in PWMX/A/B.

---

**Note:** The mask bits is buffered and can be updated until a FORCE\_OUT event occurs or a software update command.

---

#### Parameters

- base – PWM peripheral base address
- u16SubModules – The submodules that unmask eOutput output, logical OR of `_pwm_sm_enable`.
- eOutput – PWM output pin ID, see `pwm_sm_pwm_out_t`.

```
static inline void PWM_MaskCombinedOutput(PWM_Type *base, uint16_t u16XSubModules,
                                           uint16_t u16ASubModules, uint16_t
                                           u16BSubModules)
```

Mask the PWM pin combination output.

This function handles MASKA/MASKB/MASKX bit filed of MASK register at the same time.

---

**Note:** The mask bits is buffered and can be updated until a FORCE\_OUT event occurs or a software update command.

---

#### Parameters

- base – PWM peripheral base address
- u16XSubModules – The submodules that mask PWMX output, should be logical OR of `_pwm_sm_enable`.
- u16ASubModules – The submodules that mask PWMA output, should be logical OR of `_pwm_sm_enable`.
- u16BSubModules – The submodules that mask PWMB output, should be logical OR of `_pwm_sm_enable`.

```
static inline void PWM_UnmaskCombinedOutput(PWM_Type *base, uint16_t u16XSubModules,
                                             uint16_t u16ASubModules, uint16_t
                                             u16BSubModules)
```

Unmask the PWM pin combination output.

This function handles MASKA/MASKB/MASKX bit filed of MASK register at the same time.

---

**Note:** The mask bits is buffered and can be updated until a FORCE\_OUT event occurs or a software update command.

---

#### Parameters

- base – PWM peripheral base address
- u16XSubModules – The submodules that unmask PWMX output, should be logical OR of `_pwm_sm_enable`.
- u16ASubModules – The submodules that unmask PWMA output, should be logical OR of `_pwm_sm_enable`.
- u16BSubModules – The submodules that unmask PWMB output, should be logical OR of `_pwm_sm_enable`.

```
static inline void PWM_UpdateMask(PWM_Type *base, pwm_sm_number_t eSubModule)
```

Update PWM output mask bits immediately with a software command.

#### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.

```
static inline void PWM_EnablePwmRunInDebug(PWM_Type *base, pwm_sm_number_t
                                             eSubModule, bool bEnable)
```

Enables/Disables the PWM submodule continue to run while the chip is in DEBUG mode.

#### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- bEnable – Enable the feature or not.

- **true** Enable load feature.
- **false** Disable load feature.

```
static inline void PWM_EnablePwmRunInWait(PWM_Type *base, pwm_sm_number_t
                                         eSubModule, bool bEnable)
```

Enables/Disables the PWM submodule continue to run while the chip is in WAIT mode.

#### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- bEnable – Enable the feature or not.
  - **true** Enable load feature.
  - **false** Disable load feature.

```
static inline void PWM_EnableCounters(PWM_Type *base, uint16_t u16Mask)
```

Starts the PWM submodule counter for a single or multiple submodules.

Sets the Run bit which enables the clocks to the PWM submodule. This function can start multiple submodules at the same time.

#### Parameters

- base – PWM peripheral base address
- u16Mask – PWM submodules to start run, Logical OR of `_pwm_sm_enable`.

```
static inline void PWM_DisableCounters(PWM_Type *base, uint16_t u16Mask)
```

Stops the PWM counter for a single or multiple submodules.

Clears the Run bit which resets the submodule's counter. This function can stop multiple submodules at the same time.

#### Parameters

- base – PWM peripheral base address
- u16Mask – PWM submodules to start run, Logical OR of `_pwm_sm_enable`.

```
static inline uint16_t PWM_GetCaptureValue(PWM_Type *base, pwm_sm_number_t
                                           eSubModule, pwm_sm_input_capture_register_t
                                           eRegister)
```

Reads PWM submodule input capture value register.

This function read the CVALn register value, stores the value captured from the submodule counter.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eRegister – PWM submodule input capture value register, see `pwm_sm_input_capture_register_t`.

#### Returns

The input capture value.

```
static inline uint16_t PWM_GetCaptureValueCycle(PWM_Type *base, pwm_sm_number_t
                                                eSubModule,
                                                pwm_sm_input_capture_register_t eRegister)
```

Reads PWM submodule input capture value cycle register.

This function read the CVALnCYC register value, stores the cycle number corresponding to the value captured in CVALn. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eRegister – PWM submodule input capture value register, see `pwm_sm_input_capture_register_t`.

#### Returns

The input capture register cycle value.

```
static inline uint16_t PWM_GetCaptureEdgeCounterVaule(PWM_Type *base, pwm_sm_number_t
                                                    eSubModule,
                                                    pwm_sm_input_capture_pin_t
                                                    eInputPin)
```

Reads the PWM submodule input capture logic edge counter value.

Each input capture logic has a edge counter, which counts both the rising and falling edges of the input capture signal and it compare signal can select as input capture trigger source.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eInputPin – PWM submodule input capture pin number, see `pwm_sm_input_capture_pin_t`.

```
void PWM_SetupInputCaptureConfig(PWM_Type *base, pwm_sm_number_t eSubModule,
                                 pwm_sm_input_capture_pin_t eInputPin, const
                                 pwm_sm_input_capture_config_t *psConfig)
```

Sets up the PWM submodule input capture configure.

Each PWM submodule has 3 pins that can be configured for use as input capture pins. This function sets up the capture parameters for each pin and enables the input capture operation.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eInputPin – PWM submodule input capture pin number, see `pwm_sm_input_capture_pin_t`.
- psConfig – Pointer to input capture configure structure, see `pwm_sm_input_capture_config_t`.

```
static inline void PWM_EnableInputCapture(PWM_Type *base, pwm_sm_number_t eSubModule,
                                          pwm_sm_input_capture_pin_t eInputPin)
```

Enables the PWM submodule input capture operation.

Enables input capture operation will start the input capture process. The enable bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.

- `eInputPin` – PWM submodule input capture pin number, see `pwm_sm_input_capture_pin_t`.

```
static inline void PWM_DisableInputCapture(PWM_Type *base, pwm_sm_number_t
                                          eSubModule, pwm_sm_input_capture_pin_t
                                          eInputPin)
```

Disables the PWM submodule input capture operation.

The enable bit can be cleared at any time to disable input capture operation.

#### Parameters

- `base` – PWM peripheral base address.
- `eSubModule` – PWM submodule number, see `pwm_sm_number_t`.
- `eInputPin` – PWM submodule input capture pin number, see `pwm_sm_input_capture_pin_t`.

```
static inline uint16_t PWM_GetInputValue(PWM_Type *base, pwm_sm_number_t eSubModule,
                                         pwm_sm_input_capture_pin_t eInputPin)
```

Get the logic value currently being driven into the PWM inputs.

#### Parameters

- `base` – PWM peripheral base address
- `eSubModule` – PWM submodule number, see `pwm_sm_number_t`.
- `eInputPin` – PWM submodule input capture pin number, see `pwm_sm_input_capture_pin_t`.

#### Returns

The PWM submodule input capture pin logic value.

```
void PWM_SetupFaultProtectionConfig(PWM_Type *base, pwm_fault_protection_channel_t
                                     eFaultProtection, const pwm_fault_protection_config_t
                                     *psConfig)
```

Sets up the PWM fault protection channel configure.

#### Parameters

- `base` – PWM peripheral base address.
- `eFaultProtection` – PWM fault protection channel number, see `pwm_fault_protection_channel_t`.
- `psConfig` – Pointer to fault protection channel configure structure, see `pwm_fault_protection_config_t`.

```
static inline void PWM_SetupSMFaultInputMapping(PWM_Type *base, pwm_sm_number_t
                                                eSubModule, pwm_sm_pwm_out_t
                                                ePwmOutput, const
                                                pwm_sm_fault_input_mapping_t
                                                *psMapping)
```

Mapping fault protection channel fault input status to PWM submodule output.

---

**Note:** Each PWM output can be mapping anyone or more fault inputs. The mapped fault protection channel inputs can disable PWM output.

---

#### Parameters

- `base` – PWM peripheral base address.
- `eSubModule` – PWM submodule number, see `pwm_sm_number_t`.

- ePwmOutput – PWM submodule output, see `pwm_sm_pwm_out_t`.
- psMapping – The fault input disable mapping structure, see `pwm_sm_fault_input_mapping_t`.

```
void PWM_SetupDmaConfig(PWM_Type *base, pwm_sm_number_t eSubModule, const
    pwm_sm_dma_config_t *psConfig)
```

Sets up the PWM submodule DMA configure.

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- psConfig – Pointer to PWM submodule DMA configure, see `pwm_sm_dma_config_t`.

```
static inline void PWM_SetEnabledCaptureDmaSource(PWM_Type *base, pwm_sm_number_t
    eSubModule,
    pwm_sm_capture_dma_source_t
    eCaptureDmaSource)
```

Select the trigger source for enabled capture FIFOs DMA read request.

---

**Note:** This function only can be used when the `bEnableCaptureDMA` be true.

---

#### Parameters

- base – PWM peripheral base address.
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- eCaptureDmaSource – The PWM DMA capture source.

```
static inline void PWM_EnableSMInterrupts(PWM_Type *base, pwm_sm_number_t eSubModule,
    uint16_t u16Mask)
```

Enables the PWM submodule interrupts according to a provided mask.

This examples shows how to enable VAL 0 compare interrupt and VAL 1 compare interrupt.

```
PWM_EnableSMInterrupts(PWM, kPWM_SubModule0, kPWM_CompareVal0InterruptEnable |
    kPWM_CompareVal1InterruptEnable);
```

#### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- u16Mask – The PWM submodule interrupts to enable. Logical OR of `_pwm_sm_interrupt_enable`.

```
static inline void PWM_DisbaleSMInterrupts(PWM_Type *base, pwm_sm_number_t eSubModule,
    uint16_t u16Mask)
```

Disables the PWM submodule interrupts according to a provided mask.

This examples shows how to disable VAL 0 compare interrupt and VAL 1 compare interrupt.

```
PWM_DisbaleSMInterrupts(PWM, kPWM_SubModule0, kPWM_CompareVal0InterruptEnable |
    kPWM_CompareVal1InterruptEnable);
```

#### Parameters

- base – PWM peripheral base address

- `eSubModule` – PWM submodule number, see `pwm_sm_number_t`.
- `u16Mask` – The PWM submodule interrupts to enable. Logical OR of `_pwm_sm_interrupt_enable`.

```
static inline void PWM_EnableFaultInterrupts(PWM_Type *base,
                                             pwm_fault_protection_channel_t eFaultProtection,
                                             uint16_t u16Mask)
```

Enables the PWM fault protection channel interrupt according to a provided mask.

This examples shows how to enable fault pin 0 interrupt and fault pin 1 interrupt.

```
PWM_EnableFaultInterrupts(PWM, kPWM_FaultProtection0, kPWM_Fault0InterruptEnable |
kPWM_Fault1InterruptEnable);
```

### Parameters

- `base` – PWM peripheral base address
- `eFaultProtection` – PWM fault protection channel number, see `pwm_fault_protection_channel_t`.
- `u16Mask` – The PWM fault protection channel interrupts to enable. Logical OR of `_pwm_fault_protection_interrupt_enable`.

```
static inline void PWM_DisableFaultInterrupts(PWM_Type *base,
                                              pwm_fault_protection_channel_t
                                              eFaultProtection, uint16_t u16Mask)
```

Disables the PWM fault protection channel interrupt according to a provided mask.

This examples shows how to disable fault pin 0 interrupt and fault pin 1 interrupt.

```
PWM_DisableFaultInterrupts(PWM, kPWM_FaultProtection0, kPWM_Fault0InterruptEnable |
kPWM_Fault1InterruptEnable);
```

### Parameters

- `base` – PWM peripheral base address
- `eFaultProtection` – PWM fault protection channel number, see `pwm_fault_protection_channel_t`.
- `u16Mask` – The PWM fault protection channel interrupts to disable. Logical OR of `_pwm_fault_protection_interrupt_enable`.

```
static inline uint16_t PWM_GetSMStatusFlags(PWM_Type *base, pwm_sm_number_t
                                           eSubModule)
```

Gets the PWM submodule status flags.

This examples shows how to check whether the submodule VAL0 compare flag set.

```
if((PWM_GetSMStatusFlags(PWM, kPWM_SubModule0) & kPWM_CompareVal0Flag) != 0U)
{
    ...
}
```

### Parameters

- `base` – PWM peripheral base address
- `eSubModule` – PWM submodule number, see `pwm_sm_number_t`.

### Returns

The PWM submodule status flags. This is the logical OR of `pwm_sm_status_flags_t`.

```
static inline void PWM_ClearSMStatusFlags(PWM_Type *base, pwm_sm_number_t eSubModule,
                                         uint16_t u16Mask)
```

Clears the PWM submodule status flags.

This examples shows how to clear the submodule VAL0 compare flag.

```
PWM_ClearSMStatusFlags(PWM, kPWM_SubModule0, kPWM_CompareVal0Flag);
```

---

**Note:** The kPWM\_RegUpdatedFlag can't be cleared by software.

---

### Parameters

- base – PWM peripheral base address
- eSubModule – PWM submodule number, see `pwm_sm_number_t`.
- u16Mask – The status flags to clear. This is the logical OR of `pwm_sm_status_flags_t`.

```
static inline uint16_t PWM_GetFaultStatusFlags(PWM_Type *base,
                                              pwm_fault_protection_channel_t
                                              eFaultProtection)
```

Gets the PWM fault protection status flags.

This examples shows how to check whether the fault protection channel fault input pin 0 set.

```
if((PWM_GetFaultStatusFlags(PWM, kPWM_FaultProtection0) & kPWM_FaultPin0Flag) != 0U)
{
    ...
}
```

### Parameters

- base – PWM peripheral base address
- eFaultProtection – PWM fault protection channel number, see `pwm_fault_protection_channel_t`.

### Returns

The PWM fault protection channel status flags. This is the logical OR of `_pwm_fault_protection_status_flags`.

```
static inline void PWM_ClearFaultStatusFlags(PWM_Type *base,
                                             pwm_fault_protection_channel_t eFaultProtection,
                                             uint16_t u16Mask)
```

Clears the PWM fault protection status flags according to a provided mask.

This examples shows how to clear the fault protection channel fault 0 flag.

```
PWM_ClearFaultStatusFlags(PWM, kPWM_FaultProtection0, kPWM_Fault0Flag);
```

---

**Note:** The kPWM\_FaultPin0ActiveFlag ~ kPWM\_FaultPin3ActiveFlag can't be cleared by software.

---

### Parameters

- `base` – PWM peripheral base address
- `eFaultProtection` – PWM fault protection channel number, see `pwm_fault_protection_channel_t`.
- `u16Mask` – The PWM fault protection status flags to be clear. Logical OR of `_pwm_fault_protection_status_flags`.

`FSL_PWM_DRIVER_VERSION`

PWM driver version.

`enum _pwm_sm_number`

The enumeration for PWM submodule number.

*Values:*

enumerator `kPWM_SubModule0`

PWM Submodule 0

enumerator `kPWM_SubModule1`

PWM Submodule 1

enumerator `kPWM_SubModule2`

PWM Submodule 2

enumerator `kPWM_SubModule3`

PWM Submodule 3

`enum _pwm_sm_enable`

The enumeration for PWM submodule enable.

*Values:*

enumerator `kPWM_SubModule0Enable`

PWM Submodule 0 enable.

enumerator `kPWM_SubModule1Enable`

PWM Submodule 1 enable.

enumerator `kPWM_SubModule2Enable`

PWM Submodule 2 enable.

enumerator `kPWM_SubModule3Enable`

PWM Submodule 3 enable.

enumerator `kPWM_ALLSubModuleEnable`

`enum _pwm_sm_count_clock_source`

The enumeration for PWM submodule clock source.

*Values:*

enumerator `kPWM_ClockSrcBusClock`

The IPBus clock is used as the source clock

enumerator `kPWM_ClockSrcExternalClock`

EXT\_CLK is used as the source clock

enumerator `kPWM_ClockSrcSubmodule0Clock`

Clock of the submodule 0 (AUX\_CLK) is used as the source clock

`enum _pwm_sm_count_clock_prescaler`

The enumeration for PWM submodule prescaler factor selection for clock source.

*Values:*

enumerator kPWM\_ClockPrescaleDivide1  
 PWM submodule clock frequency = fclk/1

enumerator kPWM\_ClockPrescaleDivide2  
 PWM submodule clock frequency = fclk/2

enumerator kPWM\_ClockPrescaleDivide4  
 PWM submodule clock frequency = fclk/4

enumerator kPWM\_ClockPrescaleDivide8  
 PWM submodule clock frequency = fclk/8

enumerator kPWM\_ClockPrescaleDivide16  
 PWM submodule clock frequency = fclk/16

enumerator kPWM\_ClockPrescaleDivide32  
 PWM submodule clock frequency = fclk/32

enumerator kPWM\_ClockPrescaleDivide64  
 PWM submodule clock frequency = fclk/64

enumerator kPWM\_ClockPrescaleDivide128  
 PWM submodule clock frequency = fclk/128

enum \_pwm\_sm\_count\_init\_source

The enumeration for PWM submodule counter initialization options.

*Values:*

enumerator kPWM\_InitOnLocalSync  
 Local sync causes initialization

enumerator kPWM\_InitOnMasterReload  
 Master reload from submodule 0 causes initialization

enumerator kPWM\_InitOnMasterSync  
 Master sync from submodule 0 causes initialization

enumerator kPWM\_InitOnExtSync  
 EXT\_SYNC causes initialization

enum \_pwm\_ml2\_stretch\_count\_clock\_prescaler

The enumeration for PWM stretch IPBus clock count prescaler for mux0\_trig/mux1\_trig/out0\_trig/out1\_trig/pwma\_trig/pwmb\_trig.

*Values:*

enumerator kPWM\_StretchIPBusClockPrescaler1  
 Stretch count is zero, no stretch.

enumerator kPWM\_StretchIPBusClockPrescaler2  
 Stretch mux0\_trig/mux1\_trig/out0\_trig/out1\_trig/pwma\_trig/pwmb\_trig for 2 IPBus clock period.

enumerator kPWM\_StretchIPBusClockPrescaler4  
 Stretch mux0\_trig/mux1\_trig/out0\_trig/out1\_trig/pwma\_trig/pwmb\_trig for 4 IPBus clock period.

enumerator kPWM\_StretchIPBusClockPrescaler8  
 Stretch mux0\_trig/mux1\_trig/out0\_trig/out1\_trig/pwma\_trig/pwmb\_trig for 8 IPBus clock period.

enum `_pwm_sm_reload_signal_select`

The enumeration for PWM submodule local reload take effect timing.

*Values:*

enumerator `kPWM_LocalReloadSignal`

The local RELOAD signal is used to reload buffered-registers.

enumerator `kPWM_MasterReloadSignal`

The master RELOAD signal (from submodule 0) is used to reload buffered-registers (should not be used in submodule 0).

enum `_pwm_sm_local_reload_effect_timing`

The enumeration for PWM submodule local reload take effect timing.

*Values:*

enumerator `kPWM_TakeEffectAtReloadOpportunity`

Buffered-registers reload after one/more reload opportunities, and a load opportunity can generate on a PWM half or/and full cycle.

enumerator `kPWM_TakeEffectImmediately`

Buffered-registers reload with new values as soon as MCTRL[LDOK] bit is set when choose local reload.

enum `_pwm_sm_local_reload_opportunity`

The enumeration for PWM submodule reload opportunities selection under `kPWM_ReloadWithLocalReloadOpportunity`.

*Values:*

enumerator `kPWM_LoadEveryOpportunity`

Every PWM submodule reload opportunity

enumerator `kPWM_LoadEvery2Opportunity`

Every 2 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery3Opportunity`

Every 3 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery4Opportunity`

Every 4 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery5Opportunity`

Every 5 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery6Opportunity`

Every 6 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery7Opportunity`

Every 7 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery8Opportunity`

Every 8 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery9Opportunity`

Every 9 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery10Opportunity`

Every 10 PWM submodule reload opportunities

enumerator `kPWM_LoadEvery11Opportunity`

Every 11 PWM submodule reload opportunities

enumerator kPWM\_LoadEvery12Opportunity  
Every 12 PWM submodule reload opportunities

enumerator kPWM\_LoadEvery13Opportunity  
Every 13 PWM submodule reload opportunities

enumerator kPWM\_LoadEvery14Opportunity  
Every 14 PWM submodule reload opportunities

enumerator kPWM\_LoadEvery15Opportunity  
Every 15 PWM submodule reload opportunities

enumerator kPWM\_LoadEvery16Opportunity  
Every 16 PWM submodule reload opportunities

enum \_pwm\_sm\_val\_compare\_mode

The enumeration for PWM submodule VALn register compare mode.

*Values:*

enumerator kPWM\_CompareOnEqual  
The VALn registers and the PWM counter are compared using an “equal to” method.

enumerator kPWM\_CompareOnEqualOrGreater  
The VALn registers and the PWM counter are compared using an “equal to or greater than” method.

enum \_pwm\_sm\_val\_register

The enumeration for PWM submodule VAL registers.

*Values:*

enumerator kPWM\_VAL0  
PWM submodule value register 0.

enumerator kPWM\_VAL1  
PWM submodule value register 1.

enumerator kPWM\_VAL2  
PWM submodule value register 2.

enumerator kPWM\_VAL3  
PWM submodule value register 3.

enumerator kPWM\_VAL4  
PWM submodule value register 4.

enumerator kPWM\_VAL5  
PWM submodule value register 5.

enum \_pwm\_sm\_force\_signal\_select

The enumeration for PWM submodule FORCE\_OUT source which can trigger force logic output update.

*Values:*

enumerator kPWM\_LocalSoftwareForce  
The local software force signal CTRL2[FORCE] is used to force updates.

enumerator kPWM\_MasterSoftwareForce  
The master software force signal from submodule 0 is used to force updates.

enumerator kPWM\_LocalReloadForce

The local reload signal from this submodule is used to force updates without regard to the state of LDOK.

enumerator kPWM\_MasterReloadForce

The master reload signal from submodule 0 is used to force updates if LDOK is set, should not be used in submodule 0.

enumerator kPWM\_LocalSyncForce

The local sync (VAL1 match event) signal from this submodule is used to force updates.

enumerator kPWM\_MasterSyncForce

The master sync signal from submodule0 is used to force updates.

enumerator kPWM\_ExternalForceForce

The external force signal EXT\_FORCE, from outside the PWM module causes updates.

enumerator kPWM\_ExternalSyncForce

The external sync signal EXT\_SYNC, from outside the PWM module causes updates.

enum \_pwm\_sm\_force\_deadtime\_source

The enumeration for PWM submodule force out logic output (PWM23 and PWM45) source, which will transfer to output logic when a FORCE\_OUT signal is asserted.

*Values:*

enumerator kPWM\_GeneratedPwm

Generated PWM signal is used as the deadtime logic output.

enumerator kPWM\_InvertedGeneratedPwm

Inverted PWM signal is used as the deadtime logic output.

enumerator kPWM\_SoftwareControlValue

Software controlled value is used as the deadtime logic output.

enumerator kPWM\_UseExternal

PWM\_EXT\_A signal is used as the deadtime logic output.

enum \_pwm\_sm\_force\_software\_output\_value

The enumeration for PWM submodule software controlled force out signal value.

*Values:*

enumerator kPWM\_SoftwareOutputLow

A logic 0 is supplied to the deadtime generator when chose Software controlled value as output source.

enumerator kPWM\_SoftwareOutputHigh

A logic 1 is supplied to the deadtime generator when chose Software controlled value as output source.

enum \_pwm\_sm\_deadtime\_logic\_mode

The enumeration for PWM submodule deadtime logic mode, which decide how the dead-time logic process the force logic output signal.

*Values:*

enumerator kPWM\_Independent

The PWMA (PWM23) and PWMB (PWM45) signal from force logic transfer to output logic independent.

enumerator kPWM\_IndependentWithDoubleSwitchPwm

The PWMA (PWM23) and PWMB (PWM45) signals from force logic will XOR first, then the XOR signal transfer to output logic independent.

enumerator kPWM\_IndependentWithSplitDoubleSwitchPwm

The PWMA (PWM23) and PWMB (PWM45) signals from force\_out logic will XOR first, then the XOR signal transfer to output logic independent.

enumerator kPWM\_ComplementaryWithPwmA

The PWMA (PWM23) signal from force logic will transfer to output logic with complementary mode.

enumerator kPWM\_ComplementaryWithPwmB

The PWMB (PWM45) signal from force logic will transfer to output logic with complementary mode.

enumerator kPWM\_ComplementaryWithDoubleSwitchPwm

The PWMA (PWM23) and PWMB (PWM45) signals from force logic will XOR first, then the XOR signal transfer to output logic with complementary mode.

enum \_pwm\_sm\_fracval\_register

The enumeration for PWM submodule FRACVAL registers.

*Values:*

enumerator kPWM\_FRACVAL1

PWM submodule fractional value register 1.

enumerator kPWM\_FRACVAL2

PWM submodule fractional value register 2.

enumerator kPWM\_FRACVAL3

PWM submodule fractional value register 3.

enumerator kPWM\_FRACVAL4

PWM submodule fractional value register 4.

enumerator kPWM\_FRACVAL5

PWM submodule fractional value register 5.

enum \_pwm\_sm\_mux\_trigger\_source

The enumeration for PWM submodule output logic final trigger output port signal.

*Values:*

enumerator kPWM\_ActualCompareEvent

Route the PWM\_OUT\_TRIG signal (OR of VALx compare signal) to the mux trigger output port.

enumerator kPWM\_PwmOutput

Route the PWM output (after polarity/mask/enable control) to the mux trigger output port.

enum \_pwm\_sm\_pwm\_output\_on\_fault

The enumeration for PWM submodule output logic PWM output fault status.

*Values:*

enumerator kPWM\_OutputLowOnFault

The output is forced to logic 0 state prior to consideration of output polarity/mask/enable control during fault conditions and STOP mode.

enumerator kPWM\_OutputHighOnFault

The output is forced to logic 1 state prior to consideration of output polarity/mask/enable control during fault conditions and STOP mode.

enumerator kPWM\_OutputTristatedOnFault

The output status be tristated during fault conditions and STOP mode.

enum \_pwm\_sm\_pwm\_x\_signal\_select

The enumeration for PWM submodule output logic PwmX signal input source (before output polarity/mask/enable control).

*Values:*

enumerator kPWM\_RawPwmX

The PWM\_X source is raw Pwm01\_fractional\_delay signal.

enumerator kPWM\_DoubleSwitch

The PWM\_X source is Pwm23\_fractional\_delay XOR Pwm23\_fractional\_delay signal.

enum \_pwm\_sm\_pwm\_out

The enumeration for PWM submodule PWM output.

*Values:*

enumerator kPWM\_PwmX

The PWM output PWM\_X.

enumerator kPWM\_PwmB

The PWM output PWM\_B.

enumerator kPWM\_PwmA

The PWM output PWM\_A.

enum \_pwm\_sm\_input\_capture\_pin

The enumeration for PWM submodule input capture pins.

*Values:*

enumerator kPWM\_InputCapturePwmX

The input capture pin PwmX, need disable PwmX output when enable input capture.

enumerator kPWM\_InputCapturePwmA

The input capture pin PwmA, need disable PwmA output when enable input capture.

enumerator kPWM\_InputCapturePwmB

The input capture pin PwmB, need disable PwmB output when enable input capture.

enum \_pwm\_sm\_input\_capture\_source

The enumeration for PWM submodule input capture source.

*Values:*

enumerator kPWM\_RawInput

The capture source is the raw input signal.

enumerator kPWM\_InputEdgeCounter

The capture source is edge counter which counts rising and falling edges on the raw input signal.

enum \_pwm\_sm\_input\_capture\_edge

The enumeration for PWM submodule input capture edge when choose raw input as capture source.

*Values:*

enumerator kPWM\_Noedge

Disabled capture on source falling/falling edge.

enumerator kPWM\_FallingEdge

Enable input capture, and capture on source falling edge when chose the raw input signal as capture source.

enumerator kPWM\_RisingEdge

Enable input capture, and capture on source rising edge when chose the raw input signal as capture source.

enumerator kPWM\_RiseAndFallEdge

Enable input capture, and capture on source rising or falling edge when chose the raw input signal as capture source.

enum `_pwm_sm_input_capture_register`

The enumeration for PWM submodule input capture value register.

*Values:*

enumerator kPWM\_InpCaptureVal0

Stores the value captured from the submodule counter when the PWM\_X circuitry 0 logic capture occurs.

enumerator kPWM\_InpCaptureVal1

Stores the value captured from the submodule counter when the PWM\_X circuitry 1 logic capture occurs.

enumerator kPWM\_InpCaptureVal2

Stores the value captured from the submodule counter when the PWM\_A circuitry 0 logic capture occurs.

enumerator kPWM\_InpCaptureVal3

Stores the value captured from the submodule counter when the PWM\_A circuitry 1 logic capture occurs.

enumerator kPWM\_InpCaptureVal4

Stores the value captured from the submodule counter when the PWM\_B circuitry 0 logic capture occurs.

enumerator kPWM\_InpCaptureVal5

Stores the value captured from the submodule counter when the PWM\_B circuitry 1 logic capture occurs.

enum `_pwm_sm_input_capture_filter_count`

The enumeration for input filter count Represent the number of consecutive samples that must agree prior to the input filter accepting an input transition.

*Values:*

enumerator kPWM\_InputCaptureFilterCount3Samples

3 samples.

enumerator kPWM\_InputCaptureFilterCount4Samples

4 samples.

enumerator kPWM\_InputCaptureFilterCount5Samples

5 samples.

enumerator kPWM\_InputCaptureFilterCount6Samples

6 samples.

enumerator kPWM\_InputCaptureFilterCount7Samples  
7 samples.

enumerator kPWM\_InputCaptureFilterCount8Samples  
8 samples.

enumerator kPWM\_InputCaptureFilterCount9Samples  
9 samples.

enumerator kPWM\_InputCaptureFilterCount10Samples  
10 samples.

enum \_pwm\_sm\_capture\_dma\_source

The enumeration for the source which can trigger the DMA read requests for the capture FIFOs.

*Values:*

enumerator kPWM\_FIFOWatermarksORDma  
Selected FIFO watermarks are OR'ed together to sets the read DMA request.

enumerator kPWM\_FIFOWatermarksANDDma  
Selected FIFO watermarks are AND'ed together to sets the read DMA request.

enumerator kPWM\_LocalSyncDma  
A local sync (VAL1 match event) sets the read DMA request.

enumerator kPWM\_LocalReloadDma  
A local reload (STS[RF] being set) sets the read DMA request.

enum \_pwm\_sm\_interrupt\_enable

The enumeration for PWM submodule interrupt enable.

*Values:*

enumerator kPWM\_CompareVal0InterruptEnable  
PWM submodule VAL0 compare interrupt.

enumerator kPWM\_CompareVal1InterruptEnable  
PWM submodule VAL1 compare interrupt.

enumerator kPWM\_CompareVal2InterruptEnable  
PWM submodule VAL2 compare interrupt.

enumerator kPWM\_CompareVal3InterruptEnable  
PWM submodule VAL3 compare interrupt.

enumerator kPWM\_CompareVal4InterruptEnable  
PWM submodule VAL4 compare interrupt.

enumerator kPWM\_CompareVal5InterruptEnable  
PWM submodule VAL5 compare interrupt.

enumerator kPWM\_CaptureX0InterruptEnable  
PWM submodule capture X0 interrupt.

enumerator kPWM\_CaptureX1InterruptEnable  
PWM submodule capture X1 interrupt.

enumerator kPWM\_CaptureB0InterruptEnable  
PWM submodule capture B0 interrupt.

enumerator kPWM\_CaptureB1InterruptEnable  
PWM submodule capture B1 interrupt.

enumerator kPWM\_CaptureA0InterruptEnable  
 PWM submodule capture A0 interrupt.

enumerator kPWM\_CaptureA1InterruptEnable  
 PWM submodule capture A1 interrupt.

enumerator kPWM\_ReloadInterruptEnable  
 PWM submodule reload interrupt.

enumerator kPWM\_ReloadErrorInterruptEnable  
 PWM submodule reload error interrupt.

enumerator kPWM\_ALLSubModuleInterruptEnable

enum \_pwm\_sm\_status\_flags

The enumeration for PWM submodule status flags.

*Values:*

enumerator kPWM\_CompareVal0Flag  
 PWM submodule VAL0 compare flag.

enumerator kPWM\_CompareVal1Flag  
 PWM submodule VAL1 compare flag.

enumerator kPWM\_CompareVal2Flag  
 PWM submodule VAL2 compare flag.

enumerator kPWM\_CompareVal3Flag  
 PWM submodule VAL3 compare flag.

enumerator kPWM\_CompareVal4Flag  
 PWM submodule VAL4 compare flag.

enumerator kPWM\_CompareVal5Flag  
 PWM submodule VAL5 compare flag.

enumerator kPWM\_CaptureX0Flag  
 PWM submodule capture X0 flag.

enumerator kPWM\_CaptureX1Flag  
 PWM submodule capture X1 flag.

enumerator kPWM\_CaptureB0Flag  
 PWM submodule capture B0 flag.

enumerator kPWM\_CaptureB1Flag  
 PWM submodule capture B1 flag.

enumerator kPWM\_CaptureA0Flag  
 PWM submodule capture A0 flag.

enumerator kPWM\_CaptureA1Flag  
 PWM submodule capture A1 flag.

enumerator kPWM\_ReloadFlag  
 PWM submodule reload flag.

enumerator kPWM\_ReloadErrorFlag  
 PWM submodule reload error flag.

enumerator kPWM\_RegUpdatedFlag  
 PWM submodule registers updated flag.

enumerator kPWM\_ALLSMStatusFlags

enum `_pwm_sm_typical_output_mode`

The enumeration for some PWM submodule PWM\_A/B typical output mode.

*Values:*

enumerator kPWM\_SignedCenterAligned

Center-aligned PWM with signed compare value.

enumerator kPWM\_CenterAligned

Center-aligned PWM with unsigned compare value.

enumerator kPWM\_SignedEdgeAligned

Edge-aligned PWM with signed compare value.

enumerator kPWM\_EdgeAligned

Edge-aligned PWM with signed compare value.

enum `_pwm_fault_protection_channel`

The enumeration for PWM fault protection channel number.

*Values:*

enumerator kPWM\_FaultProtection0

PWM fault protection channel 0

enum `_pwm_fault_protection_interrupt_enable`

The enumeration for PWM module fault protection channel interrupt enable.

*Values:*

enumerator kPWM\_Fault0InterruptEnable

Fault protection channel fault 0 interrupt

enumerator kPWM\_Fault1InterruptEnable

Fault protection channel fault 1 interrupt

enumerator kPWM\_Fault2InterruptEnable

Fault protection channel fault 2 interrupt

enumerator kPWM\_Fault3InterruptEnable

Fault protection channel fault 3 interrupt

enumerator kPWM\_ALLfaultInterruptEnable

enum `_pwm_fault_protection_status_flags`

The enumeration for PWM module fault protection status flags.

*Values:*

enumerator kPWM\_Fault0Flag

Fault protection channel fault 0 flag, set within two CPU cycles after a transition to active on the fault input pin 0.

enumerator kPWM\_Fault1Flag

Fault protection channel fault 1 flag, set within two CPU cycles after a transition to active on the fault input pin 1.

enumerator kPWM\_Fault2Flag

Fault protection channel fault 2 flag, set within two CPU cycles after a transition to active on the fault input pin 2.

enumerator `kPWM_Fault3Flag`

Fault protection channel fault 3 flag, set within two CPU cycles after a transition to active on the fault input pin 3.

enumerator `kPWM_FaultPin0ActiveFlag`

Fault protection channel fault input pin 0 active flag.

enumerator `kPWM_FaultPin1ActiveFlag`

Fault protection channel fault input pin 1 active flag.

enumerator `kPWM_FaultPin2ActiveFlag`

Fault protection channel fault input pin 2 active flag.

enumerator `kPWM_FaultPin3ActiveFlag`

Fault protection channel fault input pin 3 active flag.

enumerator `kPWM_ALLFaultStatusFlags`

enum `_pwm_fault_active_level`

The enumeration for PWM fault protection channel number.

*Values:*

enumerator `kPWM_Logic0`

A logic 0 on the fault input indicates a fault condition.

enumerator `kPWM_Logic1`

A logic 0 on the fault input indicates a fault condition.

typedef enum `_pwm_sm_number` `pwm_sm_number_t`

The enumeration for PWM submodule number.

typedef enum `_pwm_sm_count_clock_source` `pwm_sm_count_clock_source_t`

The enumeration for PWM submodule clock source.

typedef enum `_pwm_sm_count_clock_prescaler` `pwm_sm_count_clock_prescaler_t`

The enumeration for PWM submodule prescaler factor selection for clock source.

typedef enum `_pwm_sm_count_init_source` `pwm_sm_count_init_source_t`

The enumeration for PWM submodule counter initialization options.

typedef enum `_pwm_ml2_stretch_count_clock_prescaler`

`pwm_ml2_stretch_count_clock_prescaler_t`

The enumeration for PWM stretch IPBus clock count prescaler for mux0\_trig/mux1\_trig/out0\_trig/out1\_trig/pwma\_trig/pwmb\_trig.

typedef struct `_pwm_sm_counter_config` `pwm_sm_counter_config_t`

The structure for configuring PWM submodule counter logic.

typedef enum `_pwm_sm_reload_signal_select` `pwm_sm_reload_signal_select_t`

The enumeration for PWM submodule local reload take effect timing.

typedef enum `_pwm_sm_local_reload_effect_timing` `pwm_sm_local_reload_effect_timing_t`

The enumeration for PWM submodule local reload take effect timing.

typedef enum `_pwm_sm_local_reload_opportunity` `pwm_sm_local_reload_opportunity_t`

The enumeration for PWM submodule reload opportunities selection under `kPWM_ReloadWithLocalReloadOpportunity`.

typedef struct `_pwm_sm_reload_logic_config` `pwm_sm_reload_logic_config_t`

The structure for configuring PWM submodule reload logic.

typedef enum *\_pwm\_sm\_val\_compare\_mode* pwm\_sm\_val\_compare\_mode\_t

The enumeration for PWM submodule VALn register compare mode.

typedef enum *\_pwm\_sm\_val\_register* pwm\_sm\_val\_register\_t

The enumeration for PWM submodule VAL registers.

typedef struct *\_pwm\_sm\_value\_register\_config* pwm\_sm\_value\_register\_config\_t

The structure for configuring PWM submodule value registers.

typedef enum *\_pwm\_sm\_force\_signal\_select* pwm\_sm\_force\_signal\_select\_t

The enumeration for PWM submodule FORCE\_OUT source which can trigger force logic output update.

typedef enum *\_pwm\_sm\_force\_deadtime\_source* pwm\_sm\_force\_deadtime\_source\_t

The enumeration for PWM submodule force out logic output (PWM23 and PWM45) source, which will transfer to output logic when a FORCE\_OUT signal is asserted.

typedef enum *\_pwm\_sm\_force\_software\_output\_value* pwm\_sm\_force\_software\_output\_value\_t

The enumeration for PWM submodule software controlled force out signal value.

typedef struct *\_pwm\_sm\_force\_logic\_config* pwm\_sm\_force\_logic\_config\_t

The structure for configuring PWM submodule force logic.

typedef enum *\_pwm\_sm\_deadtime\_logic\_mode* pwm\_sm\_deadtime\_logic\_mode\_t

The enumeration for PWM submodule deadtime logic mode, which decide how the dead-time logic process the force logic output signal.

typedef struct *\_pwm\_sm\_deadtime\_value* pwm\_sm\_deadtime\_value\_t

The structure of the inserted dead time value, applies only to KPWM\_Complementaryxxx mode.

typedef struct *\_pwm\_sm\_deadtime\_logic\_config* pwm\_sm\_deadtime\_logic\_config\_t

The structure for configuring PWM submodule force out logic, works on the deadtime logic output.

typedef enum *\_pwm\_sm\_fracval\_register* pwm\_sm\_fracval\_register\_t

The enumeration for PWM submodule FRACVAL registers.

typedef struct *\_pwm\_sm\_fractional\_delay\_logic\_config* pwm\_sm\_fractional\_delay\_logic\_config\_t

The structure for configuring PWM submodule fractional delay logic, works on the dead-time logic output.

typedef enum *\_pwm\_sm\_mux\_trigger\_source* pwm\_sm\_mux\_trigger\_source\_t

The enumeration for PWM submodule output logic final trigger output port signal.

typedef enum *\_pwm\_sm\_pwm\_output\_on\_fault* pwm\_sm\_pwm\_output\_on\_fault\_t

The enumeration for PWM submodule output logic PWM output fault status.

typedef enum *\_pwm\_sm\_pwm\_x\_signal\_select* pwm\_sm\_pwm\_x\_signal\_select\_t

The enumeration for PWM submodule output logic PwmX signal input source (before output polarity/mask/enable control).

typedef enum *\_pwm\_sm\_pwm\_out* pwm\_sm\_pwm\_out\_t

The enumeration for PWM submodule PWM output.

typedef struct *\_pwm\_sm\_output\_logic\_config\_t* pwm\_sm\_output\_logic\_config\_t

The structure for configuring PWM submodule output logic.

typedef enum *\_pwm\_sm\_input\_capture\_pin* pwm\_sm\_input\_capture\_pin\_t

The enumeration for PWM submodule input capture pins.

typedef enum *\_pwm\_sm\_input\_capture\_source* pwm\_sm\_input\_capture\_source\_t

The enumeration for PWM submodule input capture source.

typedef enum *\_pwm\_sm\_input\_capture\_edge* pwm\_sm\_input\_capture\_edge\_t

The enumeration for PWM submodule input capture edge when choose raw input as capture source.

typedef enum *\_pwm\_sm\_input\_capture\_register* pwm\_sm\_input\_capture\_register\_t

The enumeration for PWM submodule input capture value register.

typedef enum *\_pwm\_sm\_input\_capture\_filter\_count* pwm\_sm\_input\_capture\_filter\_count\_t

The enumeration for input filter count Represent the number of consecutive samples that must agree prior to the input filter accepting an input transition.

typedef struct *\_pwm\_sm\_input\_capture\_config* pwm\_sm\_input\_capture\_config\_t

The structure for configuring PWM submodule input capture logic.

---

**Note:** When choosing kPWM\_InputEdgeCounter as circuit 0/1 capture source, the eCircuit0CaptureEdge and eCircuit1CaptureEdge selected trigger edge will be ignored, but still need place a value other than kPWM\_Noedge in either or both of the eCaptureCircuit0 and/or CaptureCircuit1 fields in order to enable one or both of the capture registers.

---

typedef enum *\_pwm\_sm\_capture\_dma\_source* pwm\_sm\_capture\_dma\_source\_t

The enumeration for the source which can trigger the DMA read requests for the capture FIFOs.

typedef struct *\_pwm\_sm\_capture\_dma\_config* pwm\_sm\_capture\_dma\_config\_t

The structure for configuring PWM submodule read capture DMA.

typedef struct *\_pwm\_sm\_dma\_config* pwm\_sm\_dma\_config\_t

The structure for configuring PWM submodule DMA.

typedef struct *\_pwm\_sm\_fault\_input\_mapping* pwm\_sm\_fault\_input\_mapping\_t

The enumeration for PWM submodule output fault enable mask for one fault protection channel.

The structure for configuring PWM submodule fault input disable mapping.

---

**Note:** The channel 0 input 0 and channel 1 input 0 are different pins.

---



---

**Note:** Each PWM output can be mapping anyone or more fault inputs. The mapped fault protection channel inputs can disable PWM output.

---

typedef enum *\_pwm\_sm\_status\_flags* pwm\_sm\_status\_flags\_t

The enumeration for PWM submodule status flags.

typedef enum *\_pwm\_sm\_typical\_output\_mode* pwm\_sm\_typical\_output\_mode\_t

The enumeration for some PWM submodule PWM\_A/B typical output mode.

typedef struct *\_pwm\_sm\_config* pwm\_sm\_config\_t

PWM submodule config structure.

This structure holds the configuration settings for the PWM peripheral. To initialize this structure to reasonable defaults, call the PWM\_GetDefaultConfig() function and pass a pointer to your config structure instance.

```
typedef enum _pwm_fault_protection_channel pwm_fault_protection_channel_t
```

The enumeration for PWM fault protection channel number.

```
typedef enum _pwm_fault_active_level pwm_fault_input_active_level_t
```

The enumeration for PWM fault protection channel number.

```
typedef struct _pwm_fault_protection_input_config pwm_fault_protection_input_config_t
```

```
typedef struct _pwm_fault_protection_config pwm_fault_protection_config_t
```

The structure for configuring PWM fault protection channel, a PWM module can have multiple fault protection channels, PWM sub-module can choose to mapping any one or more fault input from fault protection channels.

```
typedef struct _pwm_config pwm_config_t
```

PWM module config structure which contain submodule config structure pointers and fault protection filter config structure pointers.

---

**Note:** Need use submodule structure address to init the structure pointers, when the submodule or fault protection structure pointers is NULL, it will be ignored by PWM\_Init API. This can save stack space when only one or two submodules are used.

---

```
struct _pwm_sm_counter_config
```

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule counter logic.

### Public Members

```
pwm_sm_count_clock_source_t eCountClockSource
```

Configures PWM submodule counter clock source.

```
pwm_sm_count_clock_prescaler_t eCountClockPrescaler
```

Configures PWM submodule counter clock source prescaler.

```
pwm_sm_count_init_source_t eCountInitSource
```

Configures PWM submodule counter initial source.

```
bool bEnableForceInitial
```

Enable force-controlled initialization. The assert FORCE\_OUT signal can to initialize the counter without regard to the selected initial source.

```
uint16_t u16PhaseDelayValue
```

Defines the delay from the master sync signal of submodule 0 to this submodule counter (the unit of delay is the PWM clock cycle), only works when chose kPWM\_InitOnMasterSync as initial source.

```
struct _pwm_sm_reload_logic_config
```

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule reload logic.

### Public Members

```
pwm_sm_reload_signal_select_t eReloadSignalSelect
```

Configures PWM submodule RELOAD signal source to be local reload signal or master reload signal.

```
pwm_sm_local_reload_effect_timing_t eLoclReloadEffectTime
```

Configures PWM submodule local reload signal effective timing when choose it as RELOAD signal source.

`bool bEnableFullCycleReloadOpportunity`

Enable generate a reload opportunity on PWM half cycle (count from INIT value to VAL0).

`bool bEnableHalfCycleReloadOpportunity`

Enable generate a reload opportunity on PWM full cycle (count from INIT value to VAL1).

`pwm_sm_local_reload_opportunity_t eLocalReloadOpportunity`

Configures PWM submodule reload frequency when using local reload opportunities mode .

`struct _pwm_sm_value_register_config`

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule value registers.

### Public Members

`uint16_t u16CounterInitialValue`

Configures PWM submodule counter initial value.

`uint16_t u16ValRegister0`

Configures PWM submodule value register 0 (VAL0) value.

`uint16_t u16ValRegister1`

Configures PWM submodule value register 1 (VAL1) value.

`uint16_t u16ValRegister2`

Configures PWM submodule value register 2 (VAL2) value.

`uint16_t u16ValRegister3`

Configures PWM submodule value register 3 (VAL3) value.

`uint16_t u16ValRegister4`

Configures PWM submodule value register 4 (VAL4) value.

`uint16_t u16ValRegister5`

Configures PWM submodule value register 5 (VAL5) value.

`struct _pwm_sm_force_logic_config`

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule force logic.

### Public Members

`uint8_t bitPWM23OutputInitialVaule`

Configures PWM submodule compare output x (PwmX) initial value.

`uint8_t bitPWM45OutputInitialVaule`

Configures PWM submodule compare output A (PwmA) initial value.

`uint8_t bitPWMXOutputInitialVaule`

Configures PWM submodule compare output B (PwmB) initial value.

`pwm_sm_force_signal_select_t eForceSignalSelect`

Configures PWM submodule force out select update trigger source.

`pwm_sm_force_software_output_value_t eSoftOutputFor23`

Configures PWM submodule force out PwmA value when select software as output source.

*pwm\_sm\_force\_software\_output\_value\_t* eSoftOutputFor45

Configures PWM submodule force out PwmB value when select software as output source.

*pwm\_sm\_force\_deadtime\_source\_t* eForceOutput23

Configures the source of Pwm23, which will be force to deadtime logic.

*pwm\_sm\_force\_deadtime\_source\_t* eForceOutput45

Configures the source of Pwm45, which will be force to deadtime logic.

struct *\_pwm\_sm\_deadtime\_value*

*#include <fsl\_pwm.h>* The structure of the inserted dead time value, applies only to KPWM\_Complementaryxxx mode.

struct *\_pwm\_sm\_deadtime\_logic\_config*

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule force out logic, works on the deadtime logic output.

### Public Members

*pwm\_sm\_deadtime\_logic\_mode\_t* eMode

The mode in which Deadtime logic process the force logic output signal.

*pwm\_sm\_deadtime\_value\_t* sDeadTimeValue0

Control the deadtime during 0 to 1 transitions of the PWM\_23 output (assuming normal polarity). When disable fractional delays, the maximum value is 0x7FF which represents 2047 cycles of IP bus cycles. When enable fractional delays, the maximum value is 0xFFFF which represents 2047 31/32 cycles cycles of IP bus cycles.

*pwm\_sm\_deadtime\_value\_t* sDeadTimeValue1

Control the deadtime during 0 to 1 transitions of the PWM\_45 output (assuming normal polarity). When disable fractional delays, the maximum value is 0x7FF which represents 2047 cycles of IP bus cycles. When enable fractional delays, the maximum value is 0xFFFF which represents 2047 31/32 cycles cycles of IP bus cycles.

struct *\_pwm\_sm\_fractional\_delay\_logic\_config*

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule fractional delay logic, works on the deadtime logic output.

### Public Members

uint8\_t bitsFracValue1

Configures PWM submodule compare register VAL1 fractional delay value, the unit is 1/32 IP bus clock.

bool bEnableVal1FractionalDelay

Enable the fractional delay feature of bitsFracValue1.

uint8\_t bitsFracValue2

Configures PWM submodule compare register VAL2 fractional delay value, the unit is 1/32 IP bus clock.

uint8\_t bitsFracValue3

Configures PWM submodule compare register VAL3 fractional delay value, the unit is 1/32 IP bus clock.

bool bEnableVal23FractionalDelay

Enable the fractional delay feature of bitsFracValue2 and bitsFracValue3.

uint8\_t bitsFracValue4

Configures PWM submodule compare register VAL4 fractional delay value, the unit is 1/32 IP bus clock.

uint8\_t bitsFracValue5

Configures PWM submodule compare register VAL5 fractional delay value, the unit is 1/32 IP bus clock.

bool bEnableVal45FractionalDelay

Enable the fractional delay feature of bitsFracValue4 and bitsFracValue5.

struct \_pwm\_sm\_output\_logic\_config\_t

#include <fsl\_pwm.h> The structure for configuring PWM submodule output logic.

### Public Members

bool bVal0TriggerEnable

Enable VAL0 register compare event trigger.

bool bVal1TriggerEnable

Enable VAL1 register compare event trigger.

bool bVal2TriggerEnable

Enable VAL2 register compare event trigger.

bool bVal3TriggerEnable

Enable VAL3 register compare event trigger.

bool bVal4TriggerEnable

Enable VAL4 register compare event trigger.

bool bVal5TriggerEnable

Enable VAL5 register compare event trigger.

bool bEnableTriggerPostScaler

True : Trigger outputs are generated only during the final PWM period prior to a reload opportunity, false : Trigger outputs are generated during every PWM period. Configures PWM submodule mux trigger output signal 0 source.

*pwm\_sm\_mux\_trigger\_source\_t* eMuxTrigger0

Configures PWM submodule mux trigger output signal 1 source.

*pwm\_sm\_mux\_trigger\_source\_t* eMuxTrigger1

Configures PWM submodule PWM\_X output source (before polarity/mask/enable control).

bool bInvertPwmXOutput

True : invert PWM\_X output, false : no invert PWM\_X output.

bool bInvertPwmaOutput

True : invert PWM\_A output, false : no invert PWM\_A output.

bool bInvertPwmbOutput

True : invert PWM\_B output, false : no invert PWM\_B output.

bool bMaskPwmXOutput

True : PWM\_X output masked, false : PWM\_X output normal. Mask bit is buffered, and take effect until FORCE\_OUT event or software update command.

bool bMaskPwmaOutput

True : PWM\_A output masked, false : PWM\_A output normal. Mask bit is buffered, and take effect until FORCE\_OUT event or software update command.

bool bMaskPwmbOutput

True : PWM\_B output masked, false : PWM\_B output normal. Mask bit is buffered, and take effect until FORCE\_OUT event or software update command.

bool bEnablePwmXOutput

True : Enable PWM\_X output. false : PWM\_X is disabled and output is tristated.

bool bEnablePwmaOutput

True : Enable PWM\_A output. false : PWM\_A is disabled and output is tristated.

bool bEnablePwmbOutput

True : Enable PWM\_B output. false : PWM\_B is disabled and output is tristated. Configures PWM submodule PWM\_X output during fault status (only works when fault status enable).

*pwm\_sm\_pwm\_output\_on\_fault\_t* ePwmxFaultState

Configures PWM submodule PWM\_A output during fault status (only works when fault status enable).

*pwm\_sm\_pwm\_output\_on\_fault\_t* ePwmaFaultState

Configures PWM submodule PWM\_B output during fault status (only works when fault status enable).

struct *\_pwm\_sm\_input\_capture\_config*

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule input capture logic.

---

**Note:** When choosing kPWM\_InputEdgeCounter as circuit 0/1 capture source, the eCircuit0CaptureEdge and eCircuit1CaptureEdge selected trigger edge will be ignored, but still need place a value other than kPWM\_Noedge in either or both of the eCaptureCircuit0 and/or CaptureCircuit1 fields in order to enable one or both of the capture registers.

---

## Public Members

bool bEnableInputCapture

True: enable the input capture process, false : disable the input capture process.

*pwm\_sm\_input\_capture\_source\_t* eInCaptureSource

Configures capture circuit 0/1 input source

*pwm\_sm\_input\_capture\_edge\_t* eCircuit0CaptureEdge

Configures which edge causes a capture for capture circuit 0 , will be ignore when use edge counter as capture source.

*pwm\_sm\_input\_capture\_edge\_t* eCircuit1CaptureEdge

Configures which edge causes a capture for capture circuit 1 , will be ignore when use edge counter as capture source.

bool bEnableOneShotCapture

True: Enable one-shot capture mode, the bEnableInputCapture will self-cleared when one or more of the enabled capture circuits has had a capture event; false: Capture circuit 0/1 will perform capture continue;

uint8\_t bitsCaptureFifoWatermark

Watermark level for circuit 0/1 capture FIFO. The capture flags in the status register will set if the word count in the circuit 0/1 capture FIFO is greater than this watermark level

uint8\_t u8EdgeCounterCompareValue

Edge counter compare value, used only if edge counter is used as capture circuit 0/1 input source

uint8\_t u8FilterPeriod

Sampling period (in IPBus clock cycles) of the input filter, set to 0 to bypass the filter.

*pwm\_sm\_input\_capture\_filter\_count\_t* eFilterCount

Filter sample count.

struct *\_pwm\_sm\_capture\_dma\_config*

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule read capture DMA.

### Public Members

bool bEnableCaptureDMA

Enables DMA read requests for the Capture FIFOs.

*pwm\_sm\_capture\_dma\_source\_t* eCaptureDMASource

Select the source to enables DMA read requests for the Capture FIFOs. Will be ignored when bEnableCaptureDMA be false.

struct *\_pwm\_sm\_dma\_config*

*#include <fsl\_pwm.h>* The structure for configuring PWM submodule DMA.

### Public Members

bool bEnableWriteValDMA

STS[RF] set enables DMA write requests for VALx and FRACVALx registers.

bool bEnableReadCaptureX0DMA

STS[CFX0] set enables DMA read requests for Capture X0 FIFO. And X0 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

bool bEnableReadCaptureX1DMA

STS[CFX1] set enables DMA read requests for Capture X1 FIFO. And X1 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

bool bEnableReadCaptureA0DMA

STS[CFA0] set enables DMA read requests for Capture A0 FIFO. And A0 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

bool bEnableReadCaptureA1DMA

STS[CFA1] set enables DMA read requests for Capture A1 FIFO. And A1 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

bool bEnableReadCaptureB0DMA

STS[CFB0] set enables DMA read requests for Capture B0 FIFO. And B0 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

bool bEnableReadCaptureB1DMA

STS[CFB1] set enables DMA read requests for Capture B1 FIFO. And B1 FIFO watermark is selected for sCaptureDma *pwm\_sm\_capture\_dma\_config\_t*.

*pwm\_sm\_capture\_dma\_config\_t* sCaptureDma

DMA read requests for the capture FIFOs configure.

struct *\_pwm\_sm\_fault\_input\_mapping*

*#include <fsl\_pwm.h>* The enumeration for PWM submodule output fault enable mask for one fault protection channel.

The structure for configuring PWM submodule fault input disable mapping.

---

**Note:** The channel 0 input 0 and channel 1 input 0 are different pins.

---

---

**Note:** Each PWM output can be mapping anyone or more fault inputs. The mapped fault protection channel inputs can disable PWM output.

---

### Public Members

bool bFaultInput0Mapping

Mapping fault input 0 (from fault protection channel 0) to PWM output.

bool bFaultInput1Mapping

Mapping fault input 1 (from fault protection channel 0) to PWM output.

bool bFaultInput2Mapping

Mapping fault input 2 (from fault protection channel 0) to PWM output.

bool bFaultInput3Mapping

Mapping fault input 3 (from fault protection channel 0) to PWM output.

bool bFaultInput4Mapping

Mapping fault input 4 (from fault protection channel 1) to PWM output.

bool bFaultInput5Mapping

Mapping fault input 5 (from fault protection channel 1) to PWM output.

bool bFaultInput6Mapping

Mapping fault input 6 (from fault protection channel 1) to PWM output.

bool bFaultInput7Mapping

Mapping fault input 7 (from fault protection channel 1) to PWM output.

struct *\_pwm\_sm\_config*

*#include <fsl\_pwm.h>* PWM submodule config structure.

This structure holds the configuration settings for the PWM peripheral. To initialize this structure to reasonable defaults, call the *PWM\_GetDefaultConfig()* function and pass a pointer to your config structure instance.

### Public Members

bool enableDebugMode

true: PWM continues to run in debug mode; false: PWM is paused in debug mode.

bool enableWaitMode

true: PWM continues to run in WAIT mode; false: PWM is paused in WAIT mode.

bool enableRun

true: PWM submodule is enabled; false: PWM submodule is disabled. Configures submodule value registers compare mode, only can be written one time.

*pwm\_sm\_counter\_config\_t* sCounterConfig

Submodule counter logic config.

*pwm\_sm\_reload\_logic\_config\_t* sReloadConfig

Submodule reload control logic config.

*pwm\_sm\_value\_register\_config\_t* sValRegisterConfig

Submodule value registers config.

*pwm\_sm\_force\_logic\_config\_t* sForceConfig

Submodule force out logic config.

*pwm\_sm\_deadtime\_logic\_config\_t* sDeadTimeConfig

Submodule deadtime logic config.

*pwm\_sm\_fractional\_delay\_logic\_config\_t* sFracDelayConfig

Submodule fractional logic config.

*pwm\_sm\_output\_logic\_config\_t* sOutputConfig

Submodule output logic config.

*pwm\_sm\_input\_capture\_config\_t* sInCaptureConfig[3]

Submodule input capture config for PWM\_X/A/B pins.

*pwm\_sm\_dma\_config\_t* sDMAConfig

Submodule DMA config. PWM\_X output fault input mapping, determines which fault inputs can disable PWM\_X output.

*pwm\_sm\_fault\_input\_mapping\_t* sPwmXFaultInputMapping

PWM\_A output fault input mapping, determines which fault inputs can disable PWM\_A output.

*pwm\_sm\_fault\_input\_mapping\_t* sPwmAFaultInputMapping

PWM\_B output fault input mapping, determines which fault inputs can disable PWM\_B output.

*pwm\_sm\_fault\_input\_mapping\_t* sPwmBFaultInputMapping

Submodule interrupt enable mask, logic OR of `_pwm_sm_interrupt_enable`.

*pwm\_ml2\_stretch\_count\_clock\_prescaler\_t* eStrBusClock

PWM stretch IPBus clock count prescaler.

```
struct _pwm_fault_protection_input_config
```

```
#include <fsl_pwm.h>
```

### Public Members

*pwm\_fault\_input\_active\_level\_t* eFaultActiveLevel

Select the active logic level of the fault input.

bool bEnableAutoFaultClear

True : Enable automatic fault clearing, fault recovery (PWM outputs can re-enable) occurs when FSTS[FFPINx] is clear , false : Use manual fault clearing, fault recovery (PWM outputs can re-enable) occurs when FSTS[FFLAGx] is manual clear (and FSTS[FFPINx] is clear).

bool bEnableManualFaultClearSafeMode

True : fault recovery (PWM outputs can re-enable) occurs when FSTS[FFLAGx] is manual clear and FSTS[FFPINx] is clear, false : fault recovery (PWM outputs can re-enable) occurs when FSTS[FFLAGx] is manual clear.

bool bEnableFaultFullCycleRecovery

Enable full cycle fault recovery, which make PWM outputs are re-enabled at the start of a half cycle after fault recovery occurs.

bool bEnableFaultHalfCycleRecovery

Enable half cycle fault recovery, which make PWM outputs are re-enabled at the start of a half cycle after fault recovery occurs.

bool bEnableFaultNoCombinationalPath

True : The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs , false : the filtered and latched fault signals are used to disable the PWM outputs.

bool bEnableFaultInterrupt

Enable the fault input interrupt.

struct \_pwm\_fault\_protection\_config

*#include <fsl\_pwm.h>* The structure for configuring PWM fault protection channel, a PWM module can have multiple fault protection channels, PWM sub-module can choose to maping any one or more fault input from fault protection channels.

### Public Members

bool bEnableFaultGlitchStretch

Fault Glitch Stretch Enable: A logic 1 means that input fault signals will be stretched to at least 2 IPBus clock cycles.

uint8\_t bitsFaultFilterCount

Configures PWM fault protection channel fault filter count.

uint8\_t u8FaultFilterPeriod

Configures PWM fault protection channel fault filter period, value of 0 will bypass the filter.

struct \_pwm\_config

*#include <fsl\_pwm.h>* PWM module config structure which contain submodule config structure pointers and fault protection filter config structure pointers.

---

**Note:** Need use submodule structure address to init the structure pointers, when the submodule or fault protection structure pointers is NULL, it will be ignored by PWM\_Init API. This can save stack space when only one or two submodules are used.

---

### Public Members

*pwm\_sm\_config\_t* \*psPwmSubmoduleConfig[1]

< PWM submodule config. PWM fault protection channel config, will take effect for all submodules.

## 2.60 The Driver Change Log

### 2.61 eFlexPWM Peripheral and Driver Overview

### 2.62 QSCI: Queued Serial Communications Interface Driver

```
void QSCI_GetDefaultConfig(qsci_config_t *psConfig, uint32_t u32BaudRateBps, uint32_t
                          u32SrcClockHz)
```

Sets the QSCI configuration structure to default values.

The purpose of this API is to initialize the configuration structure to default value for QSCI\_Init to use. Use the unchanged structure in QSCI\_Init or modify the structure before calling QSCI\_Init. This is an example:

```
qsci_config_t sConfig;
QSCI_GetDefaultConfig(&sConfig, 115200, 12000000U);
QSCI_Init(QSCI0, &config);
```

#### Parameters

- psConfig – Pointer to configuration structure.
- u32BaudRateBps – Baudrate setting.
- u32SrcClockHz – The clock source frequency for QSCI module.

```
status_t QSCI_Init(QSCI_Type *base, qsci_config_t *psConfig)
```

Initializes the QSCI instance with a user configuration structure.

This function configures the QSCI module with the customized settings. User can configure the configuration structure manually or get the default configuration by using the QSCI\_GetDefaultConfig function. The example below shows how to use this API to configure QSCI.

```
qsci_config_t sConfig;
QSCI_GetDefaultConfig(&sConfig, 115200, 12000000U);
QSCI_Init(QSCI0, &sConfig);
```

#### Parameters

- base – QSCI peripheral base address.
- psConfig – Pointer to the user-defined configuration structure.

#### Return values

- kStatus\_QSCI\_BaudrateNotSupport – Baudrate is not supported in the current clock source.
- kStatus\_Success – Set baudrate succeeded.

```
void QSCI_Deinit(QSCI_Type *base)
```

Deinitializes a QSCI instance.

This function waits for transmitting complete, then disables TX and RX.

#### Parameters

- base – QSCI peripheral base address.

```
static inline uint16_t QSCI_GetStatusFlags(QSCI_Type *base)
```

Gets QSCI hardware status flags.

**Parameters**

- `base` – QSCI peripheral base address.

**Returns**

QSCI status flags, can be a single flag or several flags in `_qsci_status_flags` combined by OR.

```
void QSCI_ClearStatusFlags(QSCI_Type *base, uint16_t u16StatusFlags)
```

Clears QSCI status flags.

This function clears QSCI status flags. Members in `kQSCI_Group0Flags` can't be cleared by this function, they are cleared or set by hardware.

**Parameters**

- `base` – QSCI peripheral base address.
- `u16StatusFlags` – The status flag mask, can be a single flag or several flags in `_qsci_status_flags` combined by OR.

```
void QSCI_EnableInterrupts(QSCI_Type *base, uint8_t u8Interrupts)
```

Enables QSCI interrupts according to the provided mask.

This function enables the QSCI interrupts according to the provided mask. The mask is a logical OR of enumeration members in `_qsci_interrupt_enable`.

**Parameters**

- `base` – QSCI peripheral base address.
- `u8Interrupts` – The interrupt source mask, can be a single source or several sources in `_qsci_interrupt_enable` combined by OR.

```
void QSCI_DisableInterrupts(QSCI_Type *base, uint8_t u8Interrupts)
```

Disables QSCI interrupts according to the provided mask.

This function disables the QSCI interrupts according to the provided mask. The mask is a logical OR of enumeration members in `_qsci_interrupt_enable`.

**Parameters**

- `base` – QSCI peripheral base address.
- `u8Interrupts` – The interrupt source mask, can be a single source or several sources in `_qsci_interrupt_enable` combined by OR.

```
uint8_t QSCI_GetEnabledInterrupts(QSCI_Type *base)
```

Gets the enabled QSCI interrupts.

This function gets the enabled QSCI interrupts. The enabled interrupts are returned as the logical OR value of the enumerators `_qsci_interrupt_enable`.

**Parameters**

- `base` – QSCI peripheral base address.

**Returns**

The interrupt source mask, can be a single source or several sources in `_qsci_interrupt_enable` combined by OR.

```
static inline void QSCI_Reset(QSCI_Type *base)
```

Sets the QSCI register value to reset value.

**Parameters**

- `base` – QSCI peripheral base address.

```
static inline void QSCI_EnableTx(QSCI_Type *base, bool bEnable)
```

Enables or disables the QSCI transmitter.

This function enables or disables the QSCI transmitter.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – True to enable, false to disable.

```
static inline void QSCI_EnableRx(QSCI_Type *base, bool bEnable)
```

Enables or disables the QSCI receiver.

This function enables or disables the QSCI receiver.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – True to enable, false to disable.

```
static inline void QSCI_EnableStopInWait(QSCI_Type *base, bool bEnable)
```

Enables/disables stop in wait.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – true to enable, QSCI stops working in wait mode, false to disable, QSCI keeps working in wait mode

```
static inline void QSCI_Enable9bitMode(QSCI_Type *base, bool bEnable)
```

Enables/Disables 9-bit data mode for QSCI.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – true to enable, false to disable.

```
static inline void QSCI_EnableStandbyMode(QSCI_Type *base, bool bEnable)
```

Enables/Disables standby mode.

When QSCI is in standby mode, further receiver interrupt requests are inhibited waiting to be wake up. The wakeup mode can be configured by QSCI\_SetWakeupMode. Hardware wakes the receiver by automatically disabling standby.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – true to enable, false to disable.

```
static inline void QSCI_EnableLINSlaveMode(QSCI_Type *base, bool bEnable)
```

Enable/Disable LIN slave mode.

If enabled QSCI is in LIN slave mode. When break is detected, the baudrate register is automatically adjusted to match the value measured from the sync character that follows.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – true to enable, false to disable.

```
static inline void QSCI_EnableStopHold(QSCI_Type *base, bool bEnable)
```

Enable/Disable stop mode hold off.

When enabled, if chip level stop mode occurs and transmitter or receiver is still busy, QSCI will hold off stop mode until both transmitter and receiver are idle.

**Parameters**

- base – QSCI peripheral base address.
- bEnable – true to enable, false to disable.

```
static inline void QSCI_SetTransferMode(QSCI_Type *base, qsci_transfer_mode_t  
eTransferMode)
```

Sets the QSCI transfer mode.

**Parameters**

- base – QSCI peripheral base address.
- eTransferMode – The QSCI tx/rx loop mode, kQSCI\_Normal to use normal transfer; kQSCI\_LoopInternal to let internal tx feed back to rx, kQSCI\_SingleWire to use single wire mode using tx pin as tx and rx.

```
static inline void QSCI_SetWakeupMode(QSCI_Type *base, qsci_wakeup_mode_t eWakeupMode)
```

Sets wakeup mode for QSCI.

**Parameters**

- base – QSCI peripheral base address.
- eWakeupMode – Wakeup mode, kQSCI\_WakeupOnIdleLine or kQSCI\_WakeupOnAddressMark.

```
static inline void QSCI_SetPolarityMode(QSCI_Type *base, qsci_polarity_mode_t ePolarityMode)
```

Sets polarity mode for QSCI.

**Parameters**

- base – QSCI peripheral base address.
- ePolarityMode – Polarity mode, kQSCI\_PolarityNormal or kQSCI\_PolarityInvert.

```
static inline void QSCI_SetParityMode(QSCI_Type *base, qsci_parity_mode_t eParityMode)
```

Sets parity mode for QSCI.

**Parameters**

- base – QSCI peripheral base address.
- eParityMode – Polarity mode, kQSCI\_ParityDisabled, kQSCI\_ParityEven or kQSCI\_ParityOdd.

```
status_t QSCI_SetBaudRate(QSCI_Type *base, uint32_t u32BaudRateBps, uint32_t  
u32SrcClockHz)
```

Sets the QSCI instance baud rate.

This function configures the QSCI module baud rate. This function can be used to update QSCI module baud rate after the QSCI module is initialized by the QSCI\_Init.

**Parameters**

- base – QSCI peripheral base address.
- u32BaudRateBps – QSCI baudrate to be set.
- u32SrcClockHz – QSCI clock source frequency in Hz.

**Return values**

- kStatus\_QSCI\_BaudrateNotSupport – Baudrate is not supported in the current clock source.
- kStatus\_Success – Set baudrate succeeded.

```
static inline void QSCI_EnableFifo(QSCI_Type *base, bool bEnable)
```

Enables/Disables transmitter/receiver FIFO.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – true to enable, false to disable.

```
static inline void QSCI_SetTxWaterMark(QSCI_Type *base, qsci_tx_water_t eTxFifoWatermark)
```

Sets transmitter watermark.

#### Parameters

- base – QSCI peripheral base address.
- eTxFifoWatermark – Tx water mark level.

```
static inline void QSCI_SetRxWaterMark(QSCI_Type *base, qsci_rx_water_t eRxFifoWatermark)
```

Sets receiver watermark.

#### Parameters

- base – QSCI peripheral base address.
- eRxFifoWatermark – Rx water mark level.

```
static inline void QSCI_EnableTxDMA(QSCI_Type *base, bool bEnable)
```

Enables or disables the QSCI transmitter DMA request.

This function enables or disables CTRL2[TDE], to generate the DMA requests when Tx data register is empty.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – True to enable, false to disable.

```
static inline void QSCI_EnableRxDMA(QSCI_Type *base, bool bEnable)
```

Enables or disables the QSCI receiver DMA request.

This function enables or disables CTRL2[RDE], to generate DMA requests when receiver data register is full.

#### Parameters

- base – QSCI peripheral base address.
- bEnable – True to enable, false to disable.

```
static inline uint32_t QSCI_GetDataRegisterAddress(QSCI_Type *base)
```

Gets the QSCI data register byte address.

This function returns the QSCI data register address, which is mainly used by DMA/eDMA.

#### Parameters

- base – QSCI peripheral base address.

#### Returns

QSCI data register byte addresses which are used both by the transmitter and the receiver.

```
static inline void QSCI_WriteByte(QSCI_Type *base, uint8_t u8Data)
```

Writes to the TX register.

This function writes data to the TX register directly. The upper layer must ensure that the TX register is empty or TX FIFO has room before calling this function.

#### Parameters

- base – QSCI peripheral base address.
- u8Data – The byte to write.

static inline void QSCI\_SendAddress(QSCI\_Type \*base, uint8\_t u8Address)

Sends an address frame in 9-bit data mode.

#### Parameters

- base – QSCI peripheral base address.
- u8Address – QSCI slave address.

static inline uint8\_t QSCI\_ReadByte(QSCI\_Type \*base)

Reads the RX register directly.

This function reads data from the RX register directly. The upper layer must ensure that the RX register is full or that the TX FIFO has data before calling this function.

#### Parameters

- base – QSCI peripheral base address.

#### Returns

The byte read from QSCI data register.

void QSCI\_WriteBlocking(QSCI\_Type \*base, const uint8\_t \*pu8Data, uint32\_t u32Length)

Writes TX register using a blocking method.

This function polls the TX register, waits TX register to be empty or TX FIFO have room then writes data to the TX buffer.

#### Parameters

- base – QSCI peripheral base address.
- pu8Data – Start address of the data to write.
- u32Length – Size of the data to write.

status\_t QSCI\_ReadBlocking(QSCI\_Type \*base, uint8\_t \*pu8Data, uint32\_t u32Length)

Reads RX data register using a blocking method.

This function polls the RX register, waits RX register to be full or RX FIFO have data, then reads data from the RX register.

#### Parameters

- base – QSCI peripheral base address.
- pu8Data – Start address of the buffer to store the received data.
- u32Length – Size of the buffer.

#### Return values

- kStatus\_Fail – Receiver error occurred while receiving data.
- kStatus\_QSCI\_RxHardwareOverrun – Receiver overrun occurred while receiving data
- kStatus\_QSCI\_NoiseError – Noise error occurred while receiving data
- kStatus\_QSCI\_FramingError – error occurred while receiving data
- kStatus\_QSCI\_ParityError – Parity error occurred while receiving data
- kStatus\_Success – Successfully received all data.

```
static inline void QSCI_SendBreak(QSCI_Type *base)
```

Sends one break character (10 or 11 bits of zeroes).

#### Parameters

- base – QSCI peripheral base address.

```
void QSCI_TransferCreateHandle(QSCI_Type *base, qsci_transfer_handle_t *psHandle,
                             qsci_transfer_callback_t pfCallback, void *pUserData)
```

Initializes the QSCI handle.

This function initializes the QSCI handle which can be used for other QSCI transactional APIs. Usually, for a specified QSCI instance, call this API once to get the initialized handle.

#### Parameters

- base – QSCI peripheral base address.
- psHandle – QSCI handle pointer.
- pfCallback – The callback function.
- pUserData – The parameter of the callback function.

```
void QSCI_TransferStartRingBuffer(qsci_transfer_handle_t *psHandle, uint8_t *pu8RxRingBuffer,
                                  uint16_t u16RxRingBufferSize)
```

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific QSCI handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the QSCI\_TransferReceiveNonBlocking() API. If data is already received in the ring buffer, the user can get the received data from the ring buffer directly.

---

**Note:** When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, only 31 bytes are used for saving data.

---

#### Parameters

- psHandle – QSCI handle pointer.
- pu8RxRingBuffer – Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
- u16RxRingBufferSize – Size of the ring buffer.

```
void QSCI_TransferStopRingBuffer(qsci_transfer_handle_t *psHandle)
```

Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

#### Parameters

- psHandle – QSCI handle pointer.

```
uint16_t QSCI_TransferGetRxRingBufferLength(qsci_transfer_handle_t *psHandle)
```

Get the ring buffer valid data length.

#### Parameters

- psHandle – QSCI handle pointer.

#### Returns

Valid data length in ring buffer.

*status\_t* QSCI\_TransferSendNonBlocking(*qsci\_transfer\_handle\_t* \*psHandle, *qsci\_transfer\_t* \*psTransfer)

Transmits a buffer of data using the interrupt method.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is sent out, the QSCI driver calls the callback function and passes the *kStatus\_QSCI\_TxIdle* as status parameter.

#### Parameters

- psHandle – QSCI handle pointer.
- psTransfer – QSCI transfer structure. See *qsci\_transfer\_t*.

#### Return values

- *kStatus\_Success* – Successfully start the data transmission.
- *kStatus\_QSCI\_TxBusy* – Previous transmission still not finished; data not all written to TX register yet.

*void* QSCI\_TransferAbortSend(*qsci\_transfer\_handle\_t* \*psHandle)

Aborts the interrupt-driven data transmit.

This function aborts the interrupt-driven data sending. The user can get the *remainBytes* to find out how many bytes are not sent out.

#### Parameters

- psHandle – QSCI handle pointer.

*status\_t* QSCI\_TransferGetSendCount(*qsci\_transfer\_handle\_t* \*psHandle, *uint32\_t* \*pu32Count)

Gets the number of bytes sent out to bus.

This function gets the number of bytes sent out to bus by using the interrupt method.

#### Parameters

- psHandle – QSCI handle pointer.
- pu32Count – Send bytes count.

#### Return values

- *kStatus\_NoTransferInProgress* – No send in progress.
- *kStatus\_Success* – Get successfully through the parameter count;

*status\_t* QSCI\_TransferReceiveNonBlocking(*qsci\_transfer\_handle\_t* \*psHandle, *qsci\_transfer\_t* \*psTransfer, *uint32\_t* \*pu32ReceivedBytes)

Receives a buffer of data using an interrupt method.

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter *pu32ReceivedBytes* shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the QSCI driver. When the new data arrives, the receive request is serviced first. When all data is received, the QSCI driver notifies the upper layer through a callback function and passes the status parameter *kStatus\_QSCI\_RxIdle*. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the *psTransfer->data* and this function returns with the parameter *pu32ReceivedBytes* set to 5. For the left 5 bytes, newly arrived data is saved from the *psTransfer->data[5]*. When 5 bytes are received, the QSCI driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the *psTransfer->data*. When all data is received, the upper layer is notified.

**Parameters**

- psHandle – QSCI handle pointer.
- psTransfer – QSCI transfer structure, see `qsci_transfer_t`.
- pu32ReceivedBytes – Bytes received from the ring buffer directly.

**Return values**

- kStatus\_Success – Successfully queue the transfer into transmit queue.
- kStatus\_QSCI\_RxBusy – Previous receive request is not finished.

```
void QSCI_TransferAbortReceive(qsci_transfer_handle_t *psHandle)
```

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the `remainBytes` to know how many bytes are not received yet.

**Parameters**

- psHandle – QSCI handle pointer.

```
status_t QSCI_TransferGetReceivedCount(qsci_transfer_handle_t *psHandle, uint32_t
                                     *pu32Count)
```

Gets the number of bytes that have been received.

This function gets the number of bytes that have been received.

**Parameters**

- psHandle – QSCI handle pointer.
- pu32Count – Receive bytes count.

**Return values**

- kStatus\_NoTransferInProgress – No receive in progress.
- kStatus\_InvalidArgument – Parameter is invalid.
- kStatus\_Success – Get successfully through the parameter `pu32Count`;

```
FSL_QSCI_DRIVER_VERSION
```

QSCI driver version.

Status codes for the QSCI driver.

*Values:*

```
enumerator kStatus_QSCI_TxBusy
    Transmitter is busy.
```

```
enumerator kStatus_QSCI_RxBusy
    Receiver is busy.
```

```
enumerator kStatus_QSCI_TxIdle
    Transmitter is idle.
```

```
enumerator kStatus_QSCI_RxIdle
    Receiver is idle.
```

```
enumerator kStatus_QSCI_FlagCannotClearManually
    Status flag can't be manually cleared.
```

```
enumerator kStatus_QSCI_RxRingBufferOverrun
    QSCI RX software ring buffer overrun.
```

enumerator kStatus\_QSCI\_RxHardwareOverrun  
QSCI receiver hardware overrun.

enumerator kStatus\_QSCI\_NoiseError  
QSCI noise error.

enumerator kStatus\_QSCI\_FramingError  
QSCI framing error.

enumerator kStatus\_QSCI\_ParityError  
QSCI parity error.

enumerator kStatus\_QSCI\_BaudrateNotSupport  
Baudrate is not supported in current clock source

enumerator kStatus\_QSCI\_IdleLineDetected  
QSCI IDLE line detected.

enumerator kStatus\_QSCI\_Timeout  
Timeout happens when waiting for status flags to change.

enum \_qsci\_status\_flags

QSCI hardware status flags.

These enumerations can be ORed together to form bit masks.

*Values:*

enumerator kQSCI\_TxDataRegEmptyFlag  
TX data register empty flag.

enumerator kQSCI\_TxIdleFlag  
Transmission idle flag.

enumerator kQSCI\_RxDataRegFullFlag  
RX data register full flag.

enumerator kQSCI\_RxIdleLineFlag  
Rx Idle line flag.

enumerator kQSCI\_RxOverrunFlag  
RX overrun flag.

enumerator kQSCI\_RxNoiseFlag  
RX detect noise on Rx input.

enumerator kQSCI\_RxFrameErrorFlag  
Rx frame error flag, sets if logic 0 was detected for stop bit

enumerator kQSCI\_RxParityErrorFlag  
Rx parity error if parity enabled, sets upon parity error detection

enumerator kQSCI\_RxInputEdgeFlag  
RX pin active edge interrupt flag, sets when active edge detected

enumerator kQSCI\_LINSyncErrorFlag  
Only for LIN mode.

enumerator kQSCI\_TxDMARequestFlag  
Tx DMA request is ongoing.

enumerator kQSCI\_RxDMARequestFlag  
Rx DMA request is ongoing.

enumerator kQSCI\_RxActiveFlag

enumerator kQSCI\_Group0Flags

Members in kQSCI\_Group0Flags can't be cleared by QSCI\_ClearStatusFlags, they are handled by HW.

enumerator kQSCI\_Group1Flags

Whole kQSCI\_Group1Flags will be cleared if trying to clear any member in kQSCI\_Group1Flags or kQSCI\_Group2Flags in the mask.

enumerator kQSCI\_Group2Flags

Member in kQSCI\_Group2Flags can be cleared individually

enumerator kQSCI\_StatusAllFlags

enum \_qsci\_interrupt\_enable

QSCI interrupt enable/disable source.

These enumerations can be ORed together to form bit masks.

*Values:*

enumerator kQSCI\_TxEmptyInterruptEnable

Transmit data register empty interrupt.

enumerator kQSCI\_TxIdleInterruptEnable

Transmission idle interrupt.

enumerator kQSCI\_RxFullInterruptEnable

Receive data register full interrupt.

enumerator kQSCI\_RxErrorInterruptEnable

Receive error interrupt.

enumerator kQSCI\_RxInputEdgeInterruptEnable

Receive input edge interrupt.

enumerator kQSCI\_RxIdleLineInterruptEnable

Receive idle interrupt.

enumerator kQSCI\_AllInterruptEnable

enum \_qsci\_transfer\_mode

QSCI transmitter/receiver loop mode.

*Values:*

enumerator kQSCI\_Normal

Normal mode, 2 signal pins, no loop.

enumerator kQSCI\_LoopInternal

Loop mode with internal TXD fed back to RXD.

enumerator kQSCI\_SingleWire

Use tx pin as input and output half-duplex transfer.

enum \_qsci\_data\_bit\_mode

QSCI data bit count.

*Values:*

enumerator kQSCI\_Data8Bit

1 start bit, 8 data bit, 1 stop bit

enumerator kQSCI\_Data9Bit

1 start bit, 9 data bit, 1 stop bit. This mode actually is not supported yet in driver.

enum \_qsci\_wakeup\_mode

QSCI wakeup mode.

*Values:*

enumerator kQSCI\_WakeupOnIdleLine

Idle condition wakes the QSCI module.

enumerator kQSCI\_WakeupOnAddressMark

Address mark wakes the QSCI module.

enum \_qsci\_polarity\_mode

QSCI signal polarity mode.

*Values:*

enumerator kQSCI\_PolarityNormal

Normal mode, no inversion.

enumerator kQSCI\_PolarityInvert

Invert transmit and receive data bits.

enum \_qsci\_parity\_mode

QSCI parity mode.

*Values:*

enumerator kQSCI\_ParityDisabled

Parity disabled

enumerator kQSCI\_ParityEven

Parity enabled, type even, bit setting: PE|PT = 10

enumerator kQSCI\_ParityOdd

Parity enabled, type odd, bit setting: PE|PT = 11

enum \_qsci\_tx\_water

QSCI transmitter watermark level.

*Values:*

enumerator kQSCI\_TxWater0Word

Tx interrupt sets when tx fifo empty.

enumerator kQSCI\_TxWater1Word

Tx interrupt sets when tx fifo has 1 or few word.

enumerator kQSCI\_TxWater2Word

Tx interrupt sets when tx fifo has 2 or few words.

enumerator kQSCI\_TxWater3Word

Tx interrupt sets when tx fifo not full.

enum \_qsci\_rx\_water

QSCI receiver watermark level.

*Values:*

enumerator kQSCI\_RxWater1Word

Rx interrupt sets when rx fifo not empty.

enumerator kQSCI\_RxWater2Word

Rx interrupt sets when rx fifo has at least 1 word.

enumerator kQSCI\_RxWater3Word

Rx interrupt sets when rx fifo has at least 2 words.

enumerator kQSCI\_RxWater4Word

Rx interrupt sets when rx fifo full.

typedef enum *\_qsci\_transfer\_mode* qsci\_transfer\_mode\_t  
QSCI transmitter/receiver loop mode.

typedef enum *\_qsci\_data\_bit\_mode* qsci\_data\_bit\_mode\_t  
QSCI data bit count.

typedef enum *\_qsci\_wakeup\_mode* qsci\_wakeup\_mode\_t  
QSCI wakeup mode.

typedef enum *\_qsci\_polarity\_mode* qsci\_polarity\_mode\_t  
QSCI signal polarity mode.

typedef enum *\_qsci\_parity\_mode* qsci\_parity\_mode\_t  
QSCI parity mode.

typedef enum *\_qsci\_tx\_water* qsci\_tx\_water\_t  
QSCI transmitter watermark level.

typedef enum *\_qsci\_rx\_water* qsci\_rx\_water\_t  
QSCI receiver watermark level.

typedef struct *\_qsci\_config* qsci\_config\_t  
QSCI configuration structure.

typedef struct *\_qsci\_transfer\_handle\_t* qsci\_transfer\_handle\_t  
Forward declaration of the handle typedef.

typedef void (\*qsci\_transfer\_callback\_t)(qsci\_transfer\_handle\_t \*psHandle)  
QSCI interrupt transfer callback function definition.

Defines the interface of user callback function used in QSCI interrupt transfer using transactional APIs. The callback function shall be defined and declared in application level by user. Before starting QSCI transmitting or receiving by calling QSCI\_TransferSendNonBlocking or QSCI\_TransferReceiveNonBlocking, call QSCI\_TransferCreateHandle to install the user callback. When the transmitting or receiving ends or any bus error like hardware overrun occurs, user callback will be invoked by driver.

#### **Param psHandle**

Transfer handle that contains bus status, user data.

typedef struct *\_qsci\_transfer* qsci\_transfer\_t  
QSCI transfer structure.

typedef void (\*qsci\_isr\_t)(void \*handle)

*qsci\_isr\_t* s\_pfQsciIsr

void \*s\_psQsciHandles[]

IRQn\_Type const s\_eQsciTXIdleIRQs[]

uint16\_t QSCI\_GetInstance(QSCI\_Type \*base)

Get the QSCI instance from peripheral base address.

#### Parameters

- base – QSCI peripheral base address.

#### Returns

QSCI instance.

QSCI\_RETRY\_TIMES

Retry times when checking status flags.

QSCI\_GET\_BUS\_STATUS(psHandle)

Macros to be used inside user callback.

QSCI\_GET\_TRANSFER\_USER\_DATA(psHandle)

struct \_qsci\_config

*#include <fsl\_qsci.h>* QSCI configuration structure.

#### Public Members

*qsci\_transfer\_mode\_t* eTransferMode

Transmitter/receiver loop mode.

bool bStopInWaitEnable

Enable/disable module stops working in wait mode.

*qsci\_data\_bit\_mode\_t* eDataBitMode

Number of data bits.

*qsci\_wakeup\_mode\_t* eWakeupMode

Receiver wakeup mode, idle line or addressmark.

*qsci\_polarity\_mode\_t* ePolarityMode

Polarity of transmit/receive data.

*qsci\_parity\_mode\_t* eParityMode

Parity mode, disabled (default), even, odd.

bool bEnableStopHold

Control the stop hold enable.

bool bEnableTx

Enable TX

bool bEnableRx

Enable RX

bool bEnableFifo

Enable Tx/Rx FIFO

bool bEnableTxDMA

Enable Tx DMA

bool bEnableRxDMA

Enable Rx DMA

*qsci\_tx\_water\_t* eTxFifoWatermark

TX FIFO watermark

*qsci\_rx\_water\_t* eRxFifoWatermark  
RX FIFO watermark

*uint8\_t* u8Interrupts  
Mask of QSCI interrupt sources to enable.

*uint32\_t* u32BaudRateBps  
QSCI baud rate

*uint32\_t* u32SrcClockHz  
The clock source frequency for QSCI module.

*struct* *\_qsci\_transfer\_handle\_t*  
*#include <fsl\_qsci.h>* QSCI transfer handle.

---

**Note:** If user wants to use the transactional API to transfer data in interrupt way, one QSCI instance should and can only be allocated one handle.

---



---

**Note:** The handle is maintained by QSCI driver internally, which means the transfer state is retained and user shall not modify its state *u8TxState* or *u8RxState* in application level. If user only wish to use transactional APIs without understanding its mechanism, it is not necessary to understand these members.

---

### Public Members

*QSCI\_Type* \*base  
QSCI base pointer to the instance belongs to this handle.

*uint8\_t* \*pu8TxData  
Address of remaining data to send.

*volatile uint32\_t* u32TxRemainingSize  
Size of the remaining data to send.

*uint32\_t* u32TxDataSize  
Size of the data to send out.

*uint8\_t* \*pu8RxData  
Address of remaining data to receive.

*volatile uint32\_t* u32RxRemainingSize  
Size of the remaining data to receive.

*uint32\_t* u32RxDataSize  
Size of the data to receive.

*uint8\_t* \*pu8RxRingBuffer  
Start address of the receiver ring buffer.

*uint16\_t* u16RxRingBufferSize  
Size of the ring buffer.

*volatile uint16\_t* u16RxRingBufferHead  
Index for the driver to store received data into ring buffer.

*volatile uint16\_t* u16RxRingBufferTail  
Index for the user to get data from the ring buffer.

*qsci\_transfer\_callback\_t* pfCallback

Callback function.

void \*pUserData

QSCI callback function parameter.

volatile uint8\_t u8TxState

TX transfer state.

volatile uint8\_t u8RxState

RX transfer state

*status\_t* busStatus

QSCI bus status.

struct *\_qsci\_transfer*

*#include <fsl\_qsci.h>* QSCI transfer structure.

### Public Members

uint8\_t \*pu8Data

The buffer pointer of data to be transferred.

uint32\_t u32DataSize

The byte count to be transferred.

## 2.63 The Driver Change Log

## 2.64 QSCI\_EDMA: EDMA based QSCI Driver

```
void QSCI_TransferCreateHandleEDMA(QSCI_Type *base, qsci_edma_transfer_handle_t
    *psHandle, qsci_edma_transfer_callback_t pfCallback,
    void *pUserData, DMA_Type *edmaBase,
    edma_channel_t eEdmaTxChannel, edma_channel_t
    eEdmaRxChannel)
```

Initializes the QSCI edma handle.

This function initializes the QSCI edma handle which can be used for other QSCI transactional APIs. Usually, for a specified QSCI instance, call this API once to get the initialized handle.

### Parameters

- base – QSCI peripheral base address.
- psHandle – Pointer to *qsci\_edma\_transfer\_handle\_t* structure.
- pfCallback – Callback function.
- pUserData – User data.
- edmaBase – Edma base address.
- eEdmaTxChannel – eDMA channel for TX transfer.
- eEdmaRxChannel – eDMA channel for RX transfer.

```
status_t QSCI_TransferSendEDMA(qsci_edma_transfer_handle_t *psHandle, qsci_transfer_t
                               *psTransfer)
```

Initiate data transmit using EDMA.

This function initiates a data transmit process using eDMA. This is a non-blocking function, which returns right away. When all the data is sent, the send callback function is called.

#### Parameters

- psHandle – QSCI handle pointer.
- psTransfer – QSCI eDMA transfer structure. See *qsci\_transfer\_t*.

#### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_QSCI\_TxBusy – Previous transfer on going.
- kStatus\_InvalidArgument – Invalid argument.

```
status_t QSCI_TransferReceiveEDMA(qsci_edma_transfer_handle_t *psHandle, qsci_transfer_t
                                   *psTransfer)
```

Initiate data receive using EDMA.

This function initiates a data receive process using eDMA. This is a non-blocking function, which returns right away. When all the data is received, the receive callback function is called.

#### Parameters

- psHandle – Pointer to *qsci\_edma\_transfer\_handle\_t* structure.
- psTransfer – QSCI eDMA transfer structure, see *qsci\_transfer\_t*.

#### Return values

- kStatus\_Success – if succeed, others fail.
- kStatus\_QSCI\_RxBusy – Previous transfer ongoing.
- kStatus\_InvalidArgument – Invalid argument.

```
void QSCI_TransferAbortSendEDMA(qsci_edma_transfer_handle_t *psHandle)
```

Aborts the data transmit process using EDMA.

#### Parameters

- psHandle – Pointer to *qsci\_edma\_transfer\_handle\_t* structure.

```
void QSCI_TransferAbortReceiveEDMA(qsci_edma_transfer_handle_t *psHandle)
```

Aborts the data receive process using EDMA.

#### Parameters

- psHandle – Pointer to *qsci\_edma\_transfer\_handle\_t* structure.

```
status_t QSCI_TransferGetReceivedCountEDMA(qsci_edma_transfer_handle_t *psHandle,
                                             uint32_t *pu32Count)
```

Gets the number of received bytes.

This function gets the number of received bytes.

#### Parameters

- psHandle – QSCI handle pointer.
- pu32Count – Receive bytes count.

#### Return values

- kStatus\_NoTransferInProgress – No receive in progress.

- `kStatus_Success` – Get successfully through the parameter `count`;

`status_t` QSCI\_TransferGetSendCountEDMA(*qsci\_edma\_transfer\_handle\_t* \*psHandle, uint32\_t \*pu32Count)

Gets the number of bytes written to the QSCI TX register.

This function gets the number of bytes written to the QSCI TX register by DMA.

#### Parameters

- `psHandle` – QSCI handle pointer.
- `pu32Count` – Send bytes count.

#### Return values

- `kStatus_NoTransferInProgress` – No send in progress.
- `kStatus_Success` – Get successfully through the parameter `count`;

`FSL_QSCI_EDMA_DRIVER_VERSION`

QSCI EDMA driver version.

`typedef struct _qsci_edma_transfer_handle` *qsci\_edma\_transfer\_handle\_t*

Forward declaration of the `qsci edma handle` typedef. .

`typedef void (*qsci_edma_transfer_callback_t)(qsci_edma_transfer_handle_t *psHandle)`

QSCI edma transfer callback function definition.

Defines the interface of user callback function used in QSCI edma transfer using transactional APIs. The callback function shall be defined and declared in application level by user. Before starting QSCI transmitting or receiving by calling `QSCI_TransferSendEDMA` or `QSCI_TransferReceiveEDMA`, call `QSCI_TransferCreateHandleEDMA` to install the user callback. When the transmitting or receiving ends, user callback will be invoked by driver.

#### Param `psHandle`

Transfer handle that contains bus status, user data.

`struct _qsci_edma_transfer_handle`

`#include <fsl_qsci_edma.h>` QSCI edma transfer handle.

This struct address should be `sizeof(edma_channel_tcd_t)` aligned.

---

**Note:** If user wants to use the transactional API to transfer data in edma way, one QSCI instance should and can only be allocated one handle.

---

---

**Note:** The handle is maintained by QSCI driver internally, which means the transfer state is retained and user shall not modify its state `u8TxState` or `u8RxState` in application level. If user only wish to use transactional APIs without understanding its mechanism, it is not necessary to understand these members.

---

#### Public Members

`edma_channel_tcd_t` `sTxTcd`

TCD for EDMA TX transfer.

`edma_channel_tcd_t` `sRxTcd`

TCD for EDMA RX transfer.

`QSCI_Type` \*base

Pointer to the QSCI base that belongs to this handle.

*qsci\_edma\_transfer\_callback\_t* pfCallback

Callback function.

uint32\_t u32RxDataSizeAll

Size of the data to receive.

uint32\_t u32TxDataSizeAll

Size of the data to send out.

*edma\_handle\_t* sTxEdmaHandle

The eDMA TX channel used.

*edma\_handle\_t* sRxEdmaHandle

The eDMA RX channel used.

volatile uint8\_t u8TxState

TX transfer state.

volatile uint8\_t u8RxState

RX transfer state

*status\_t* busStatus

QSCI bus status.

void \*pUserData

User configurable pointer to any data, function, structure etc that user wish to use in the callback

## 2.65 QSCI Peripheral and Driver Overview

### 2.66 QSPI: Queued SPI Driver

void QSPI\_MasterInit(QSPI\_Type \*base, const *qspi\_master\_config\_t* \*psConfig)

Initializes the QUEUEDSPI as Master.

Use helper function QSPI\_MasterGetDefaultConfig to get ready-to-use structure.

#### Parameters

- base – QUEUEDSPI peripheral address.
- psConfig – Pointer to the structure *qspi\_master\_config\_t*.

void QSPI\_MasterGetDefaultConfig(*qspi\_master\_config\_t* \*psConfig, uint32\_t u32ClockFreqHz)

Helper function to create ready-to-user maste init structure.

The purpose of this API is to get the configuration structure initialized for the QSPI\_MasterInit. Users may use the initialized structure unchanged in the QSPI\_MasterInit or modify the structure before calling the QSPI\_MasterInit. Example:

```
qspi_master_config_t sMasterConfig;
QSPI_MasterGetDefaultConfig(&sMasterConfig);
```

The default values are: Example:

```
// Parameter provided by user
psConfig->u32BaudRateBps = u32BaudRateBps;
psConfig->u32ClockFrequencyHz = u32ClockFreqHz;
psConfig->eDataWidth = eDataWidth;
```

(continues on next page)

(continued from previous page)

```
// Default configuration
psConfig->eClkPolarity = kQSPI_ClockPolarityActiveRisingEdge;
psConfig->eClkPhase = kQSPI_ClockPhaseSlaveSelectHighBetweenWords;
psConfig->eShiftDirection = kQSPI_MsbFirst;
psConfig->u16DelayBetweenFrameInCLK = 1U;
psConfig->bEnableWiredOrMode = false;
psConfig->bEnableModeFault = false;
psConfig->u8DmaEnableFlags = 0U; // Disable TX/RX Dma
psConfig->bEnableFIFO = false;
psConfig->bEnableStopModeHoldOff = false;
psConfig->u8Interrupts = 0U;
psConfig->bEnableModule = false;
@todo To be added
```

**Parameters**

- psConfig – pointer to `qspi_master_config_t` structure.
- u32ClockFreqHz – Peripheral clock frequency in Hz

```
void QSPI_SlaveInit(QSPI_Type *base, const qspi_slave_config_t *psConfig)
```

Initializes the QUEUEDSPI as slave.

Use helper function `QSPI_SlaveGetDefaultConfig` to get ready-to-use structure.

**Parameters**

- base – QUEUEDSPI peripheral address.
- psConfig – Pointer to the structure `qspi_slave_config_t`.

```
void QSPI_SlaveGetDefaultConfig(qspi_slave_config_t *psConfig)
```

Set the `qspi_slave_config_t` structure to default values.

The purpose of this API is to get the configuration structure initialized for the `QSPI_SlaveInit`. Users may use the initialized structure unchanged in the `QSPI_SlaveInit` or modify the structure before calling the `QSPI_SlaveInit`. Example:

```
qspi_slave_config_t slaveConfig;
QSPI_SlaveGetDefaultConfig(&slaveConfig);
```

The default values are: Example:

```
@todo
```

**Parameters**

- psConfig – Pointer to the `qspi_slave_config_t` structure.

```
void QSPI_Deinit(QSPI_Type *base)
```

De-initialize the QUEUEDSPI peripheral for either Master or Slave.

**Parameters**

- base – QUEUEDSPI peripheral address.

```
static inline void QSPI_EnableInterrupts(QSPI_Type *base, uint8_t u8Interrupts)
```

Enable one or multiple interrupts.

This function enable one or multiple interrupts.

---

**Note:** for TX and RX requests, while enabling the interrupt request the DMA request will be disabled as well. Do not use this API while QUEUEDSPI is in running state.

---

**Parameters**

- base – QUEUEDSPI peripheral address.
- u8Interrupts – The interrupt mask which is ORed by the `_qspi_interrupt_enable`.

```
static inline void QSPI_DisableInterrupts(QSPI_Type *base, uint8_t u8Interrupts)
```

Disable one or multiple interrupts.

This function

**Parameters**

- base – QUEUEDSPI peripheral address.
- u8Interrupts – The interrupt mask which is ORed by the `_qspi_interrupt_enable`.

```
static inline void QSPI_EnableDMA(QSPI_Type *base, uint8_t u8DmaFlags)
```

Enable one or multiple DMA.

Note that if the DMA is enabled for Transmit or Receive, make sure the interrupt is disabled for Transmit or Receive.

**Parameters**

- base – QUEUEDSPI peripheral address.
- u8DmaFlags – DMA Flags ORed from `_qspi_dma_enable_flags`.

```
static inline void QSPI_DisableDMA(QSPI_Type *base, uint8_t u8DmaFlags)
```

Enable one or multiple DMA.

Note that if the DMA is enabled for Transmit or Receive, make sure the interrupt is disabled for Transmit or Receive.

**Parameters**

- base – QUEUEDSPI peripheral address.
- u8DmaFlags – DMA Flags ORed from `_qspi_dma_enable_flags`.

```
static inline uint32_t QSPI_GetTxRegisterAddress(QSPI_Type *base)
```

Get the QUEUEDSPI transmit data register address for the DMA operation.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

The QUEUEDSPI master PUSH register address.

```
static inline uint32_t QSPI_GetRxRegisterAddress(QSPI_Type *base)
```

Get the QUEUEDSPI receive data register address for the DMA operation.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

The QUEUEDSPI POPR data register address.

```
static inline uint16_t QSPI_GetStatusFlags(QSPI_Type *base)
```

Get the QUEUEDSPI status flag state.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

QUEUEDSPI status.

```
static inline void QSPI_ClearStatusFlags(QSPI_Type *base, uint16_t u16StatusFlags)
```

Clear the status flag only for the mode fault.

Clear the status flag only for mode fault.

---

**Note:** only kQSPI\_ModeFaultFlag can be cleared by this API.

---

**Parameters**

- base – QUEUEDSPI peripheral address.
- u16StatusFlags – status flags ORed from `_qspi_status_flags`

```
static inline void QSPI_Enable(QSPI_Type *base, bool bEnable)
```

Enable or disable the QUEUEDSPI peripheral.

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – true to enable module, otherwise disable module

```
uint32_t QSPI_MasterSetBaudRate(QSPI_Type *base, uint32_t u32BaudRateBps, uint32_t  
u32SrcClockHz)
```

Set the QUEUEDSPI baud rate in bits-per-second.

This function takes in the desired baud rate, calculates the nearest possible baud rate, and returns the calculated baud rate in bits-per-second.

**Parameters**

- base – QUEUEDSPI peripheral address.
- u32BaudRateBps – The desired baud rate in bits-per-second.
- u32SrcClockHz – Module source input clock in Hertz.

**Returns**

The actual calculated baud rate.

```
static inline void QSPI_SetMasterSlaveMode(QSPI_Type *base, qspi_master_slave_mode_t  
eMode)
```

Set the QUEUEDSPI as master or slave.

**Parameters**

- base – QUEUEDSPI peripheral address.
- eMode – Mode setting of type `qspi_master_slave_mode_t`.

```
static inline bool QSPI_IsMaster(QSPI_Type *base)
```

Return whether the QUEUEDSPI module is in master mode.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

Returns true if the module is in master mode or false if the module is in slave mode.

```
static inline void QSPI_SetDataShiftOrder(QSPI_Type *base, qspi_data_shift_direction_t
                                         eDataShiftOrder)
```

Set Data Shift Order as MSB first or LSB first.

#### Parameters

- base – QUEUEDSPI peripheral address.
- eDataShiftOrder – MSB or LSB first from *qspi\_data\_shift\_direction\_t*

```
static inline void QSPI_EnableModeFault(QSPI_Type *base, bool bEnable)
```

Enable/Disable mode fault detection.

If enable, allows the *kQSPI\_ModeFaultFlag* flag to be set. If the *kQSPI\_ModeFaultFlag* flag is set, disable the Mod detection does not clear the flag. If the mod detection is disabled, the level of the SS\_B pin does not affect the operation of an enabled SPI configured as a master. If configured as a master and mod fault detection is enabled, a transaction in progress will stop if SS\_B goes low. For an enabled SPI configured as a slave, having this feature disabled only prevents the flag from being set. It does not affect any other part of SPI operation

#### Parameters

- base – QUEUEDSPI peripheral address.
- bEnable – true to enable Mode Fault detection, false to disable

```
static inline void QSPI_SetClockPolarity(QSPI_Type *base, qspi_clock_polarity_t ePolarity)
```

Set clock polarity.

---

**Note:** module shall be disabled before change the polarity by calling *QSPI\_Enable*.

---

#### Parameters

- base – QUEUEDSPI peripheral address.
- ePolarity – clock polarity option

```
static inline void QSPI_SetClockPhase(QSPI_Type *base, qspi_clock_phase_t eClockPhase)
```

Set clock phase.

Configure whether get the Slave Select signal toggle high during 2 data frames. Get the SS toggle high between data frames will lead to SPI to be triggered with transaction for the falling edge of SS signal. Otherwise, the data transaction is started on the first active SCLK edge.

---

**Note:** module shall be disabled before change the polarity by calling *QSPI\_Enable*.

---



---

**Note:** Do not use *kQSPI\_ClockPhaseSlaveSelectHighBetweenWords* in DMA mode.

---

#### Parameters

- base – QUEUEDSPI peripheral address.
- eClockPhase – Option for clock phase

```
static inline void QSPI_EnableWiredORMode(QSPI_Type *base, bool bEnable)
```

Enable/Disable Wired OR mode for SPI pins which means open-drain when enabled and push-pull when disabled.

#### Parameters

- base – QUEUEDSPI peripheral address.

- `bEnable` – true to configure SPI pins as open-drain, false to configure as push-pull

static inline void QSPI\_SetTransactionDataSize(QSPI\_Type \*base, *qspi\_data\_width\_t* eDataWidth)  
Set the transaction data width.

#### Parameters

- `base` – QUEUEDSPI peripheral address.
- `eDataWidth` – datawidth for bits in each data frame.

static inline void QSPI\_MasterSetWaitDelay(QSPI\_Type \*base, uint16\_t  
u16WaitDelayInPeriClockCount)

For master mode, set wait delay in clock cycle with delay is set value + 1 peripheral bus clock.

This controls the time between data transactions in master mode. Delay will not be added if no word is waiting for transmitting.

#### Parameters

- `base` – QUEUEDSPI peripheral address.
- `u16WaitDelayInPeriClockCount` – Clock count for the delay during data frames

static inline void QSPI\_EnableStopModeHoldOff(QSPI\_Type \*base, bool bEnable)

Enable/Disable hold off entry to stop mode is a word is being transmitted/received for Master Mode.

When enabled, this bit allows the SPI module to hold off entry to chip level stop mode if a word is being transmitted or received. Stop mode will be entered after the SPI finishes transmitting/receiving. This bit does not allow the SPI to wake the chip from stop mode in any way. The SHEN bit can only delay the entry into stop mode. This bit should not be set in slave mode because the state of SS\_B (which would be controlled by an external master device) may cause the logic to hold off stop mode entry forever.

#### Parameters

- `base` – QUEUEDSPI peripheral address.
- `bEnable` – true to enable hold-off entering stop mode if there is transmitting/receiving

uint32\_t QSPI\_GetInstance(QSPI\_Type \*base)

Helper function exported for QSPI DMA driver.

Get the instance index from the base address. User need not understand this function.

#### Parameters

- `base` – QUEUEDSPI peripheral address.

#### Returns

uint32\_t Index of the peripheral instance for given base address.

static inline *qspi\_ss\_data\_logic\_level\_t* QSPI\_MasterGetSlaveSelectLogicLevel(QSPI\_Type \*base)

For master mode, get the SS\_B input logic level while true means drive High and false means drive Low.

Get the value to drive on the SS\_B pin. This bit is disabled when SSB\_AUTO=1 or SSB\_STRB=1. Only apply for Master mode.

#### Parameters

- `base` – QUEUEDSPI peripheral address.

**Returns**

true SS\_B input level High

**Returns**

false SS\_B input level Low

```
static inline void QSPI_MasterSetSlaveSelectLogicLevel(QSPI_Type *base,
                                                    qspi_ss_data_logic_level_t eLogicLevel)
```

for master mode, drive Slave Select pin logic high or low

This feature is disabled if Slave Select automatic mode is enabled or Slave Select Strobe feature is enabled

**Parameters**

- base – QUEUEDSPI peripheral address.
- eLogicLevel – logic level

```
static inline void QSPI_MasterEnableSlaveSelectOpenDrainMode(QSPI_Type *base, bool bEnable)
```

For master mode, Enable open drain in SSB pad pin.

Enable it means SS\_B is configured for high and low drive. This mode is generally used in single master systems. Disable it means SS\_B is configured as an open drain pin (only drives low output level). This mode is useful for multiple master systems

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – Enable/Disable option.

```
static inline void QSPI_MasterEnableSlaveSelectAutomaticMode(QSPI_Type *base, bool bEnable)
```

For master mode, Enable/Disable Slave Select pin automatic mode.

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – Enable/Disable option.

```
static inline void QSPI_SetSlaveSelectDirection(QSPI_Type *base, qspi_ss_direction_t eDirection)
```

Set Input/Output mode for SSB signal.

**Parameters**

- base – QUEUEDSPI peripheral address.
- eDirection – options from qspi\_ss\_direction\_t

```
static inline void QSPI_MasterEnableSlaveSelectStrobe(QSPI_Type *base, bool bEnable)
```

For master, set strobe mode for SSB signal.

If enabled, Slave select pulse high during data frames irrespective of Clock Phase configuration

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – Enable/Disable option.

```
static inline void QSPI_EnableSlaveSelectOverride(QSPI_Type *base, bool bEnable)
```

Enable / Disable SSB signal from Master/Slave configuration or GPIO pin state.

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – Enable/Disable option.

void QSPI\_SetDummyData(QSPI\_Type \*base, uint8\_t u8DummyData)

Set up the dummy data used when there is not transmit data provided.

**Parameters**

- base – QUEUEDSPI peripheral address.
- u8DummyData – Data to be transferred when tx buffer is NULL.

uint8\_t QSPI\_GetDummyData(QSPI\_Type \*base)

Get the dummy data for each peripheral.

**Parameters**

- base – QUEUEDSPI peripheral base address.

static inline void QSPI\_WriteData(QSPI\_Type \*base, uint16\_t data)

Write data into the transmit data register without polling the status of shifting.

**Parameters**

- base – QUEUEDSPI peripheral address.
- data – The data to send.

static inline uint16\_t QSPI\_ReadData(QSPI\_Type \*base)

Read data from the receive data register.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

The data from the receive data register.

static inline void QSPI\_EnableFifo(QSPI\_Type \*base, bool bEnable)

Enable or disable the QUEUEDSPI FIFOs.

This function allows the caller to disable or enable the TX and RX FIFOs together.

**Parameters**

- base – QUEUEDSPI peripheral address.
- bEnable – Pass true to enable, pass false to disable

static inline uint16\_t QSPI\_GetTxFIFOCOUNT(QSPI\_Type \*base)

Get TX FIFO level.

This function gets how many words are in the TX FIFO.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

TX FIFO word count.

static inline uint16\_t QSPI\_GetRxFIFOCOUNT(QSPI\_Type \*base)

Get RX FIFO level.

This function gets how many words are in the RX FIFO.

**Parameters**

- base – QUEUEDSPI peripheral address.

**Returns**

RX FIFO word count.

```
static inline void QSPI_SetFifoWatermarks(QSPI_Type *base, uint16_t txWatermark, uint16_t rxWatermark)
```

Set the transmit and receive FIFO watermark values.

#### Parameters

- base – QUEUEDSPI peripheral address.
- txWatermark – The TX FIFO watermark value. Refer to `qspi_txfifo_watermark_t` for available values.
- rxWatermark – The RX FIFO watermark value. Refer to `qspi_rxfifo_watermark_t` for available values.

```
static inline void QSPI_GetFifoWatermarks(QSPI_Type *base, uint8_t *pu8TxWatermark, uint8_t *pu8RxWatermark)
```

Get the transmit and receive FIFO watermark values.

#### Parameters

- base – QUEUEDSPI peripheral address.
- pu8TxWatermark – The TX FIFO watermark value.
- pu8RxWatermark – The RX FIFO watermark value.

```
static inline void QSPI_EmptyRxFifo(QSPI_Type *base)
```

Empty the QUEUEDSPI RX FIFO.

#### Parameters

- base – QUEUEDSPI peripheral address.

```
void QSPI_MasterTransferCreateHandle(QSPI_Type *base, qspi_master_transfer_handle_t *psHandle, qspi_master_transfer_callback_t pfCallback, void *pUserData)
```

Initialize the QUEUEDSPI master handle.

This function initializes the QUEUEDSPI handle, which can be used for other QUEUEDSPI transactional APIs. Usually, for a specified QUEUEDSPI instance, call this API once to get the initialized handle.

---

**Note:** If only use the `QSPI_MasterTransferBlocking`, this API is not necessary be called.

---

#### Parameters

- base – QUEUEDSPI peripheral address.
- psHandle – QUEUEDSPI handle pointer to `qspi_master_transfer_handle_t`.
- pfCallback – QUEUEDSPI callback.
- pUserData – Callback function parameter.

```
status_t QSPI_MasterTransferBlocking(QSPI_Type *base, qspi_transfer_t *psXfer)
```

Polling method of QUEUEDSPI master transfer.

This function transfers data using a polling method for master. This is a blocking function, which does not return until all transfers have been completed.

#### Parameters

- base – QUEUEDSPI peripheral address.
- psXfer – Pointer to the `qspi_transfer_t` structure.

**Returns**

status of status\_t.

*status\_t* QSPI\_MasterTransferNonBlocking(*qspi\_master\_transfer\_handle\_t* \*psHandle,  
*qspi\_transfer\_t* \*psXfer)

Interrupt method of QUEUEDSPI master transfer.

This function transfers data using interrupts for master. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

**Parameters**

- psHandle – QUEUEDSPI handle pointer to *qspi\_master\_transfer\_handle\_t*.
- psXfer – Pointer to the *qspi\_transfer\_t* structure.

**Returns**

status of status\_t.

*status\_t* QSPI\_MasterTransferGetCount(*qspi\_master\_transfer\_handle\_t* \*psHandle, *uint16\_t*  
*\*pu16Count*)

Get the master transfer count.

**Parameters**

- psHandle – QUEUEDSPI handle pointer to *qspi\_master\_transfer\_handle\_t*.
- pu16Count – The number of bytes transferred by using the non-blocking transaction.

**Returns**

status of status\_t.

*void* QSPI\_MasterTransferAbort(*qspi\_master\_transfer\_handle\_t* \*psHandle)

Abort a transfer that uses interrupts for master.

**Parameters**

- psHandle – QUEUEDSPI handle pointer to *qspi\_master\_transfer\_handle\_t*.

*void* QSPI\_MasterTransferHandleIRQ(*qspi\_master\_transfer\_handle\_t* \*psHandle)

QUEUEDSPI Master IRQ handler function.

This function processes the QUEUEDSPI transmit and receive IRQ.

**Parameters**

- psHandle – QUEUEDSPI handle pointer to *qspi\_master\_transfer\_handle\_t*.

*void* QSPI\_SlaveTransferCreateHandle(*QSPI\_Type* \*base, *qspi\_slave\_transfer\_handle\_t* \*psHandle,  
*qspi\_slave\_transfer\_callback\_t* pfCallback, *void*  
*\*pUserData*)

Initialize the QUEUEDSPI slave handle.

This function initializes the QUEUEDSPI handle, which can be used for other QUEUEDSPI transactional APIs. Usually, for a specified QUEUEDSPI instance, call this API once to get the initialized handle.

**Parameters**

- base – QUEUEDSPI peripheral base address.
- psHandle – QUEUEDSPI handle pointer to the *qspi\_slave\_transfer\_handle\_t*.
- pfCallback – QUEUEDSPI callback.
- pUserData – Callback function parameter.

*status\_t* QSPI\_SlaveTransferNonBlocking(*qspi\_slave\_transfer\_handle\_t* \*psHandle, *qspi\_transfer\_t* \*psXfer)

Interrupt driven method of QUEUEDSPI slave transfer with completion will be notified by registered callback.

This function transfers data using interrupts for slave. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

#### Parameters

- psHandle – Pointer to the *qspi\_slave\_transfer\_handle\_t* structure which stores the transfer state.
- psXfer – Pointer to the *qspi\_transfer\_t* structure.

#### Returns

status of *status\_t*.

*status\_t* QSPI\_SlaveTransferGetCount(*qspi\_slave\_transfer\_handle\_t* \*psHandle, *uint16\_t* \*pu16Count)

Get the slave transfer count already transmitted/received.

#### Parameters

- psHandle – Pointer to the *qspi\_slave\_transfer\_handle\_t* structure which stores the transfer state.
- pu16Count – The number of bytes transferred by using the non-blocking transaction.

#### Returns

status of *status\_t*.

void QSPI\_SlaveTransferAbort(*qspi\_slave\_transfer\_handle\_t* \*psHandle)

Abort a transaction.

#### Parameters

- psHandle – Pointer to the *qspi\_slave\_transfer\_handle\_t* structure which stores the transfer state.

void QSPI\_SlaveTransferHandleIRQ(*qspi\_slave\_transfer\_handle\_t* \*psHandle)

QUEUEDSPI slave IRQ handler function.

This function processes the QUEUEDSPI transmit and receive IRQ.

#### Parameters

- psHandle – Pointer to the *qspi\_slave\_transfer\_handle\_t* structure which stores the transfer state.

FSL\_QSPI\_DRIVER\_VERSION

QSPI driver version.

QSPI\_TRANSFER\_GET\_BASE(handle)

Extract Base Address from handle for master or slave handle.

QSPI\_TRANSFER\_GET\_USER\_DATA(handle)

Extract user data from handle for master or slave handle.

Status return code for the QUEUEDSPI driver. Only used in transactional layer in this driver.

.

*Values:*

enumerator kStatus\_QSPI\_Busy  
QUEUEDSPI transfer is busy.

enumerator kStatus\_QSPI\_Error  
QUEUEDSPI driver error.

enumerator kStatus\_QSPI\_Idle  
QUEUEDSPI is idle.

enumerator kStatus\_QSPI\_OutOfRange  
QUEUEDSPI transfer out of range.

enum \_qspi\_status\_flags  
QUEUEDSPI peripheral status flags.

*Values:*

enumerator kQSPI\_TxEmptyFlag  
Transmitter Empty Flag.

enumerator kQSPI\_ModeFaultFlag  
Mode Fault Flag.

enumerator kQSPI\_RxOverflowFlag  
Receiver Overflow Flag.

enumerator kQSPI\_RxFullFlag  
Receiver Full Flag.

enumerator kQSPI\_AllStatusFlags

enum \_qspi\_interrupt\_enable  
QUEUEDSPI interrupt source.

*Values:*

enumerator kQSPI\_TxInterruptEnable  
SPTE interrupt enable.

enumerator kQSPI\_RxInterruptEnable  
SPRF interrupt enable.

enumerator kQSPI\_RxOverFlowInterruptEnable  
Bus error interrupt enable.

enumerator kQSPI\_AllInterrupts

enum \_qspi\_ss\_direction  
options for Slave Select (SSB) signal direction.

*Values:*

enumerator kQSPI\_SlaveSelectDirectionInput  
SSB signal as input for slave mode or master mode with Mode fault enabled.

enumerator kQSPI\_SlaveSelectDirectionOutput  
SSB signal as output.

enum \_qspi\_ss\_data\_logic\_level  
logical level for Slave Select (SSB) signal data

*Values:*

enumerator kQSPI\_SlaveSelectLogicLow  
Slave select logic level low

enumerator kQSPI\_SlaveSelectLogicHigh  
Slave select logic level high

enum \_\_qspi\_txfifo\_watermark  
QUEUEDSPI Transmit FIFO watermark settings.

*Values:*

enumerator kQSPI\_TxFifoWatermarkEmpty  
Transmit interrupt active when Tx FIFO is empty

enumerator kQSPI\_TxFifoWatermarkOneWord  
Transmit interrupt active when Tx FIFO has one or fewer words available

enumerator kQSPI\_TxFifoWatermarkTwoWord  
Transmit interrupt active when Tx FIFO has two or fewer words available

enumerator kQSPI\_TxFifoWatermarkThreeWord  
Transmit interrupt active when Tx FIFO has three or fewer words available

enum \_\_qspi\_rxfifo\_watermark  
QUEUEDSPI Receive FIFO watermark settings.

*Values:*

enumerator kQSPI\_RxFifoWatermarkOneWord  
Receive interrupt active when Rx FIFO has at least one word used

enumerator kQSPI\_RxFifoWatermarkTwoWord  
Receive interrupt active when Rx FIFO has at least two words used

enumerator kQSPI\_RxFifoWatermarkThreeWord  
Receive interrupt active when Rx FIFO has at least three words used

enumerator kQSPI\_RxFifowatermarkFull  
Receive interrupt active when Rx FIFO is full

enum \_\_qspi\_data\_width  
Transfer data width in each frame.

*Values:*

enumerator kQSPI\_Data2Bits  
2 bits data width

enumerator kQSPI\_Data3Bits  
3 bits data width

enumerator kQSPI\_Data4Bits  
4 bits data width

enumerator kQSPI\_Data5Bits  
5 bits data width

enumerator kQSPI\_Data6Bits  
6 bits data width

enumerator kQSPI\_Data7Bits  
7 bits data width

enumerator kQSPI\_Data8Bits  
8 bits data width

enumerator kQSPI\_Data9Bits  
9 bits data width

enumerator kQSPI\_Data10Bits  
10 bits data width

enumerator kQSPI\_Data11Bits  
11 bits data width

enumerator kQSPI\_Data12Bits  
12 bits data width

enumerator kQSPI\_Data13Bits  
13 bits data width

enumerator kQSPI\_Data14Bits  
14 bits data width

enumerator kQSPI\_Data15Bits  
15 bits data width

enumerator kQSPI\_Data16Bits  
16 bits data width

enum \_qspi\_dma\_enable\_flags  
QUEUEDSPI DMA configuration for Transmit and Receive.

*Values:*

enumerator kQSPI\_DmaRx  
Receive DMA Enable Flag.

enumerator kQSPI\_DmaTx  
Transmit DMA Enable Flag.

enum \_qspi\_master\_slave\_mode  
QUEUEDSPI master or slave mode configuration.

*Values:*

enumerator kQSPI\_Slave  
QUEUEDSPI peripheral operates in slave mode.

enumerator kQSPI\_Master  
QUEUEDSPI peripheral operates in master mode.

enum \_qspi\_clock\_polarity  
QUEUEDSPI clock polarity configuration.

*Values:*

enumerator kQSPI\_ClockPolarityActiveRisingEdge  
CPOL=0. Active-high QUEUEDSPI clock (idles low), rising edge of SCLK starts transaction.

enumerator kQSPI\_ClockPolarityActiveFallingEdge  
CPOL=1. Active-low QUEUEDSPI clock (idles high), falling edge of SCLK starts transaction.

enum \_qspi\_clock\_phase  
QUEUEDSPI clock phase configuration.

*Values:*

enumerator `kQSPI_ClockPhaseSlaveSelectHighBetweenWords`  
CPHA=0, Slave Select toggle high during data frames.

enumerator `kQSPI_ClockPhaseSlaveSelectLowBetweenWords`  
CPHA=1, Slave Select keep low during data frames.

enum `_qspi_data_shift_direction`  
QUEUEDSPI data shifter direction options for a given CTAR.  
*Values:*

enumerator `kQSPI_MsbFirst`  
Data transfers start with most significant bit.

enumerator `kQSPI_LsbFirst`  
Data transfers start with least significant bit.

enum `_qspi_pcs_polarity_config`  
QUEUEDSPI Peripheral Chip Select Polarity configuration.  
*Values:*

enumerator `kQSPI_PcsActiveHigh`  
Pcs Active High (idles low).

enumerator `kQSPI_PcsActiveLow`  
Pcs Active Low (idles high).

enum `_qspi_master_transfer_flag`  
transaction layer configuration options for each transaction  
*Values:*

enumerator `kQSPI_MasterPCSContinuous`  
Indicates whether the PCS signal de-asserts during transfer between frames, note this flag should not be used when CPHA is 0.

enumerator `kQSPI_MasterActiveAfterTransfer`  
Indicates whether the PCS signal is active after the last frame transfer, note 1. this flag should not be used when CPHA is 0, 2. this flag can only be used when `kQSPI_MasterPCSContinuous` is used.

enum `_qspi_transfer_state`  
QUEUEDSPI transfer state, used internally for transactional layer.  
*Values:*

enumerator `kQSPI_Idle`  
Nothing in the transmitter/receiver.

enumerator `kQSPI_Busy`  
Transfer queue is not finished.

enumerator `kQSPI_Error`  
Transfer error.

typedef enum `_qspi_ss_direction` `qspi_ss_direction_t`  
options for Slave Select (SSB) signal direction.

typedef enum `_qspi_ss_data_logic_level` `qspi_ss_data_logic_level_t`  
logical level for Slave Select (SSB) signal data

typedef enum `_qspi_txfifo_watermark` `qspi_txfifo_watermark_t`  
QUEUEDSPI Transmit FIFO watermark settings.

typedef enum *\_qspi\_rxfifo\_watermark* qspi\_rxfifo\_watermark\_t

QUEUEDSPI Receive FIFO watermark settings.

typedef enum *\_qspi\_data\_width* qspi\_data\_width\_t

Transfer data width in each frame.

typedef enum *\_qspi\_master\_slave\_mode* qspi\_master\_slave\_mode\_t

QUEUEDSPI master or slave mode configuration.

typedef enum *\_qspi\_clock\_polarity* qspi\_clock\_polarity\_t

QUEUEDSPI clock polarity configuration.

typedef enum *\_qspi\_clock\_phase* qspi\_clock\_phase\_t

QUEUEDSPI clock phase configuration.

typedef enum *\_qspi\_data\_shift\_direction* qspi\_data\_shift\_direction\_t

QUEUEDSPI data shifter direction options for a given CTAR.

typedef struct *\_qspi\_master\_config* qspi\_master\_config\_t

QUEUEDSPI master configuration structure with all master configuration fields covered.

typedef struct *\_qspi\_slave\_config* qspi\_slave\_config\_t

QUEUEDSPI slave configuration structure with all slave configuration fields covered.

typedef enum *\_qspi\_pcs\_polarity\_config* qspi\_pcs\_polarity\_config\_t

QUEUEDSPI Peripheral Chip Select Polarity configuration.

typedef struct *\_qspi\_transfer* qspi\_transfer\_t

QUEUEDSPI master/slave transfer structure.

typedef struct *\_qspi\_master\_handle* qspi\_master\_transfer\_handle\_t

Forward declaration of the *\_qspi\_master\_handle* typedefs. .

typedef void (\*qspi\_master\_transfer\_callback\_t)(qspi\_master\_transfer\_handle\_t \*psHandle, status\_t eCompletionStatus, void \*pUserData)

Completion callback function pointer type.

**Param base**

QUEUEDSPI peripheral address.

**Param psHandle**

Pointer to the handle for the QUEUEDSPI master.

**Param eCompletionStatus**

Success or error code describing whether the transfer completed.

**Param pUserData**

Arbitrary pointer-dataSized value passed from the application.

typedef struct *\_qspi\_slave\_handle* qspi\_slave\_transfer\_handle\_t

Forward declaration of the *\_qspi\_slave\_handle* typedefs. .

typedef void (\*qspi\_slave\_transfer\_callback\_t)(qspi\_slave\_transfer\_handle\_t \*psHandle, status\_t eCompletionStatus, void \*pUserData)

Completion callback function pointer type.

**Param base**

QUEUEDSPI peripheral address.

**Param handle**

Pointer to the handle for the QUEUEDSPI slave.

**Param status**

Success or error code describing whether the transfer completed.

**Param pUserData**

Arbitrary pointer-dataSized value passed from the application.

**QSPI\_DUMMY\_DATA**

User Configuraiton item dummy data filled into Output signal if there is no Tx data.

Dummy data used for Tx if there is no txData.

**struct \_\_qspi\_master\_config**

*#include <fsl\_queued\_spi.h>* QUEUEDSPI master configuration structure with all master configuration fields covered.

**Public Members**

**uint32\_t** u32BaudRateBps

Baud Rate for QUEUEDSPI.

*qspi\_data\_width\_t* eDataWidth

Data width in SPI transfer

*qspi\_clock\_polarity\_t* eClkPolarity

Clock polarity.

*qspi\_clock\_phase\_t* eClkPhase

Clock phase.

*qspi\_data\_shift\_direction\_t* eShiftDirection

MSB or LSB data shift direction.

**bool** bEnableWiredOrMode

SPI pin configuration, when enabled the SPI pins are configured as open-drain drivers with the pull-ups disabled.

**bool** bEnableModeFault

Enable/Disable mode fault detect for Slave Select Signal

**bool** bEnableStrobe

Enable/Disable strobe between data frames irrespective of clock pahse setting

**bool** bEnableSlaveSelAutoMode

Enable/Disable Slave Select Auto mode.

**bool** bEnableSlaveSelOpenDrain

Enable the open-drain mode of SPI Pins, otherwise Push-Pull

**uint16\_t** u16DelayBetweenFrameInCLK

The delay between frame.

**bool** bEnableFIFO

Enable / Disable FIFO for Transmit/Receive

*qspi\_txfifo\_watermark\_t* eTxFIFOWatermark

Watermark config for Transmit FIFO

*qspi\_rxfifo\_watermark\_t* eRxFIFOWatermark

Watermark config for Receive FIFO

**bool** bEnableModule

Enable / Disable module

**uint8\_t** u8Interrupts

Interrupt enabled ORed from *\_qspi\_interrupt\_enable*

uint8\_t u8DmaEnableFlags

Configure DMA Enable/Disable for Transmit/Receive

struct \_\_qspi\_slave\_config

*#include <fsl\_queued\_spi.h>* QUEUEDSPI slave configuration structure with all slave configuration fields covered.

### Public Members

*qspi\_data\_width\_t* eDataWidth

Data width in SPI transfer

*qspi\_clock\_polarity\_t* eClkPolarity

Clock polarity.

*qspi\_clock\_phase\_t* eClkPhase

Clock phase.

*qspi\_data\_shift\_direction\_t* eShiftDirection

MSB or LSB data shift direction.

bool bEnableWiredOrMode

SPI pin configuration, when enabled the SPI pins are configured as open-drain drivers with the pull-ups disabled.

bool bEnableModeFault

Enable/Disable mode fault detect for Slave Select Signal

bool bEnableSlaveSelOverride

Enable/Disable override Slave Select (SS) signal with Master/Slave Mode config

bool bEnableFIFO

Enable / Disable FIFO for Transmit/Receive

*qspi\_txfifo\_watermark\_t* eTxFIFOWatermark

Watermark config for Transmit FIFO

*qspi\_rxfifo\_watermark\_t* eRxFIFOWatermark

Watermark config for Receive FIFO

bool bEnableModule

Enable/Disable Module

uint8\_t u8DmaEnableFlags

Configure DMA Enable/Disable for Transmit/Receive

struct \_\_qspi\_transfer

*#include <fsl\_queued\_spi.h>* QUEUEDSPI master/slave transfer structure.

### Public Members

void \*pTxData

Transmit buffer.

void \*pRxData

Receive buffer.

volatile uint16\_t u16DataSize

Transfer bytes.

uint8\_t u8ConfigFlags

Transfer configuration flags; set from `_qspi_master_transfer_flag`. This is not used in slave transfer.

struct `_qspi_master_handle`

`#include <fsl_queued_spi.h>` QUEUEDSPI master transfer handle structure used for transactional API.

### Public Members

QSPI\_Type \*base

Base address for the QSPI peripheral

`qspi_data_width_t` eDataWidth

The desired number of bits per frame.

volatile bool bIsPcsActiveAfterTransfer

Indicates whether the PCS signal is active after the last frame transfer; This is not used in slave transfer.

uint8\_t \*volatile pu8TxData

Send buffer.

uint8\_t \*volatile pu8RxData

Receive buffer.

volatile uint16\_t u16RemainingSendByteCount

A number of bytes remaining to send.

volatile uint16\_t u16RemainingReceiveByteCount

A number of bytes remaining to receive.

uint16\_t u16TotalByteCount

A number of transfer bytes

volatile uint8\_t u8State

QUEUEDSPI transfer state, see `_qspi_transfer_state`.

`qspi_master_transfer_callback_t` pfCallback

Completion callback.

void \*pUserData

Callback user data.

volatile uint16\_t u16ErrorCount

Error count for slave transfer, this is not used in master transfer.

## 2.67 QSPI Peripheral and Driver Overview

### 2.68 QSPI\_EDMA: EDMA based QSPI Driver

FSL\_QSPI\_EDMA\_DRIVER\_VERSION

QSPI EDMA driver version.

typedef struct `_qspi_master_edma_handle` `qspi_master_edma_handle_t`

Forward declaration of the `_qspi_master_edma_handle` typedefs.

```
typedef struct _qspi_master_edma_handle qspi_slave_edma_handle_t
```

Forward declaration of the `_qspi_master_edma_handle` typedefs.

```
typedef void (*qspi_edma_transfer_callback_t)(qspi_master_edma_handle_t *psHandle, status_t eCompletionStatus, void *pUserData)
```

Completion callback function pointer type.

**Param base**

QUEUEDSPI peripheral base address.

**Param psHandle**

Pointer to the handle for the QUEUEDSPI master.

**Param eCompletionStatus**

Success or error code describing whether the transfer completed.

**Param pUserData**

Arbitrary pointer-sized value passed from the application.

```
void QSPI_MasterTransferCreateHandleEDMA(QSPI_Type *base, qspi_master_edma_handle_t *psHandle, qspi_edma_transfer_callback_t pfCallback, void *pUserData, DMA_Type *psEdmaBase, edma_channel_t eEdmaTxChannel, edma_channel_t eEdmaRxChannel)
```

Initialize the QUEUEDSPI master EDMA handle.

This function initializes the QUEUEDSPI EDMA master handle which can be used for QUEUEDSPI EDMA master transactional APIs. Usually, for a specified QUEUEDSPI instance, call this API once to get the initialized handle.

**Parameters**

- base – QUEUEDSPI peripheral base address.
- psHandle – QUEUEDSPI handle pointer to `qspi_master_edma_handle_t`.
- pfCallback – QUEUEDSPI callback.
- pUserData – callback function parameter.
- psEdmaBase – base address for the EDMA
- eEdmaTxChannel – Channel of the EDMA used for QSPI Tx
- eEdmaRxChannel – Channel of the EDMA used for QSPI Rx

```
status_t QSPI_MasterTransferEDMA(qspi_master_edma_handle_t *psHandle, qspi_transfer_t *psXfer)
```

EDMA method of QUEUEDSPI master transfer.

This function transfers data using EDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

---

**Note:** : The transfer data size should be even, if the transfer data width is larger than 8.

---

**Parameters**

- psHandle – pointer to `qspi_master_edma_handle_t` structure which stores the transfer state.
- psXfer – pointer to `qspi_transfer_t` structure.

**Returns**

status of `status_t`.

```
status_t QSPI_MasterTransferGetCountEDMA(qspi_master_edma_handle_t *psHandle, uint16_t
                                         *pu16Count)
```

Get the master EDMA transfer count.

#### Parameters

- psHandle – Pointer to the *qspi\_master\_edma\_handle\_t* structure which stores the transfer state.
- pu16Count – The number of bytes transferred by using the EDMA transaction.

#### Returns

status of *status\_t*.

```
void QSPI_MasterTransferAbortEDMA(qspi_master_edma_handle_t *psHandle)
```

Abort a transfer that uses EDMA for master.

#### Parameters

- psHandle – Pointer to the *qspi\_master\_edma\_handle\_t* structure which stores the transfer state.

```
void QSPI_SlaveTransferCreateHandleEDMA(QSPI_Type *base, qspi_slave_edma_handle_t
                                         *psHandle, qspi_edma_transfer_callback_t
                                         pfCallback, void *pUserData, DMA_Type
                                         *psEdmaBase, edma_channel_t eEdmaTxChannel,
                                         edma_channel_t eEdmaRxChannel)
```

Initialize the QUEUEDSPI slave EDMA handle.

This function initializes the QUEUEDSPI EDMA handle which can be used for other QUEUEDSPI transactional APIs. Usually, for a specified QUEUEDSPI instance, call this API once to get the initialized handle.

#### Parameters

- base – QUEUEDSPI peripheral base address.
- psHandle – QUEUEDSPI handle pointer to *qspi\_slave\_edma\_handle\_t*.
- pfCallback – QUEUEDSPI callback.
- pUserData – callback function parameter.
- psEdmaBase – base address for the EDMA
- eEdmaTxChannel – Channel of the EDMA used for QSPI Tx
- eEdmaRxChannel – Channel of the EDMA used for QSPI Rx

```
status_t QSPI_SlaveTransferEDMA(qspi_slave_edma_handle_t *psHandle, qspi_transfer_t
                                *psXfer)
```

EDMA method of QUEUEDSPI slave transfer.

This function transfers data using EDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

---

**Note:** : The transfer data size should be even if the transfer data width is larger than 8.

---

#### Parameters

- psHandle – pointer to *qspi\_slave\_edma\_handle\_t* structure which stores the transfer state.
- psXfer – pointer to *qspi\_transfer\_t* structure.

**Returns**

status of status\_t.

```
status_t QSPI_SlaveTransferGetCountEDMA(qspi_slave_edma_handle_t *psHandle, uint16_t  
*pu16Count)
```

Get the slave EDMA transfer count.

**Parameters**

- psHandle – Pointer to the *qspi\_slave\_edma\_handle\_t* structure which stores the transfer state.
- pu16Count – The number of bytes transferred by using the EDMA transaction.

**Returns**

status of status\_t.

```
void QSPI_SlaveTransferAbortEDMA(qspi_slave_edma_handle_t *psHandle)
```

Abort a transfer that uses EDMA for slave.

**Parameters**

- psHandle – Pointer to the *qspi\_slave\_edma\_handle\_t* structure which stores the transfer state.

```
struct _qspi_master_edma_handle
```

*#include <fsl\_queued\_spi\_edma.h>* QUEUEDSPI master EDMA transfer handle structure used for transactional API. This struct should be sizeof(edma\_channel\_tcd\_t) aligned.

**Public Members**

```
QSPI_Type *base
```

Base address of the QSPI Peripheral

```
volatile uint8_t u8State
```

QUEUEDSPI transfer state, defined in *\_qspi\_transfer\_state*.

```
uint16_t u16TotalByteCount
```

A number of transfer bytes.

```
qspi_data_width_t eDataWidth
```

The desired number of bits per frame.

```
uint16_t u16TxDummyData
```

Used if txData is NULL.

```
uint16_t u16RxDummyData
```

Used if rxData is NULL.

```
edma_handle_t sTxHandle
```

edma\_handle\_t handle point used for transmitting data.

```
edma_handle_t sRxHandle
```

edma\_handle\_t handle point used for receiving data.

```
bool bIsTxInProgress
```

Indicates whether the transmit is in progress.

```
bool bIsRxInProgress
```

Indicates whether the receive is in progress.

*qspi\_edma\_transfer\_callback\_t* pfCallback

Completion callback.

void \*pUserData

Callback user data.

volatile bool bIsPcsActiveAfterTransfer

Indicates whether the PCS signal is active after the last frame transfer, This is not used in slave transfer.

## 2.69 QTMR: Quad Timer Driver

void QTMR\_Init(TMR\_Type \*base, const *qtmr\_config\_t* \*psConfig)

Initialization Quad Timer module with provided structure.

This function can initial one or more channels of the Quad Timer module.

This examples shows how only initial channel 0.

```
qtmr_config_t sConfig = {0};
qtmr_channel_config_t sChannel0Config;
sConfig.psChannelConfig[0] = &sChannel0Config;
QTMR_GetChannelDefaultConfig(&sChannel0Config);
QTMR_Init(QTMR, sConfig);
```

---

**Note:** This API should be called at the beginning of the application using the Quad Timer module.

---

### Parameters

- base – Quad Timer peripheral base address.
- psConfig – Pointer to user's Quad Timer config structure. See *qtmr\_config\_t*.

void QTMR\_Deinit(TMR\_Type \*base)

De-initialization Quad Timer module.

### Parameters

- base – Quad Timer peripheral base address.

void QTMR\_GetChannelDefaultConfig(*qtmr\_channel\_config\_t* \*psConfig)

Gets an available pre-defined options for Quad Timer channel module's configuration.

This function initializes the channel configuration structure with a free run 16bit timer work setting. The default values are:

```
psConfig->sInputConfig.ePrimarySource = kQTMR_PrimarySrcIPBusClockDivide2;
psConfig->sInputConfig.eSecondarySource = kQTMR_SecondarySrcInputPin0;
psConfig->sInputConfig.eSecondarySourceCaptureMode = kQTMR_SecondarySrcCaptureNoCapture;
psConfig->sInputConfig.bEnableSecondarySrcFaultFunction = false;
psConfig->sInputConfig.eEnableInputInvert = false;
psConfig->sCountConfig.eCountMode = kQTMR_CountPrimarySrcRiseEdge;
psConfig->sCountConfig.eCountLength = kQTMR_CountLengthUntilRollOver;
psConfig->sCountConfig.eCountDir = kQTMR_CountDirectionUp;
psConfig->sCountConfig.eCountTimes = kQTMR_CountTimesRepeat;
psConfig->sCountConfig.eCountLoadMode = kQTMR_CountLoadNormal;
psConfig->sCountConfig.eCountPreload1 = kQTMR_CountPreloadNoLoad;
psConfig->sCountConfig.eCountPreload2 = kQTMR_CountPreloadNoLoad;
```

(continues on next page)

(continued from previous page)

```

psConfig->sOutputConfig.eOutputMode = kQTMR_OutputAssertWhenCountActive;
psConfig->sOutputConfig.eOutputValueOnForce = kQTMR_OutputValueClearOnForce;
psConfig->sOutputConfig.bEnableOutputInvert = false;
psConfig->sOutputConfig.bEnableSwForceOutput = false;
psConfig->sOutputConfig.bEnableOutputPin = false;
psConfig->sCooperationConfig.bEnableMasterReInit = false;
psConfig->sCooperationConfig.bEnableMasterForceOFLAG = false;
psConfig->sCooperationConfig.bEnableMasterMode = false;
psConfig->eDebugMode = kQTMR_DebugRunNormal;
psConfig->u16EnabledInterruptMask = 0x0U;
psConfig->u16EnabledDMAMask = 0x0U;
psConfig->u16Comp1 = 0x0U;
psConfig->u16Comp2 = 0x0U;
psConfig->u16Comp1Preload = 0x0U;
psConfig->u16Comp1Preload = 0x0U;
psConfig->u16Load = 0x0U;
psConfig->u16Count = 0x0U;
psConfig->bEnableChannel = false;

```

**Parameters**

- psConfig – Pointer to user’s Quad Timer channel config structure. See `qtmr_channel_config_t`.

```
void QTMR_SetupChannleConfig(TMR_Type *base, qtmr_channel_number_t eChannelNumber,
                           const qtmr_channel_config_t *psConfig)
```

Setup a Quad Timer channel with provided structure.

**Parameters**

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- psConfig – Pointer to user’s Quad Timer channel config structure. See `qtmr_channel_config_t`.

```
static inline void QTMR_SetPrimaryCountSource(TMR_Type *base, qtmr_channel_number_t
                                             eChannelNumber,
                                             qtmr_channel_primary_count_source_t
                                             ePrimarySource)
```

Sets primary input source.

This function select the primary input source, it can select from “input pin 0~3”, “channel output

0~3” and “IP bus clock prescaler”.

**Parameters**

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- ePrimarySource – The primary input source. See `qtmr_channel_primary_count_source_t`.

```
static inline void QTMR_SetSecondaryCountSource(TMR_Type *base, qtmr_channel_number_t
                                               eChannelNumber,
                                               qtmr_channel_secondary_count_source_t
                                               source)
```

Sets secondary input source.

This function select the secondary input source, it can select from “input pin 0~3”.

**Parameters**

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- source – The Secondary input source. See `qtmr_channel_secondary_count_source_t`.

```
void QTMR_SetSecondarySourceInputCaptureMode(TMR_Type *base, qtmr_channel_number_t
                                             eChannelNumber,
                                             qtmr_channel_secondary_source_capture_mode_t
                                             eCaptureMode)
```

Sets secondary input capture mode.

This function select the capture mode for secondary input, it can select from “disable capture”, “capture on rising/falling edge” and “capture on both edges”. Need enable capture mode when input edge interrupt is needed.

**Parameters**

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- eCaptureMode – The capture mode of secondary input. See `qtmr_channel_secondary_source_capture_mode_t`.

```
static inline void QTMR_EnableSecondarySourceFault(TMR_Type *base, qtmr_channel_number_t
                                                  eChannelNumber, bool bEnable)
```

Enables/Disables secondary input source signal fault feature.

Enable fault feature will make secondary input acts as a fault signal so that the channel output signal (OFLAG) is cleared when the secondary input is set.

**Parameters**

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- bEnable – Enable the feature or not.
  - **true** Enable secondary source fault feature.
  - **false** Disable secondary source fault feature.

```
static inline void QTMR_EnableInputInvert(TMR_Type *base, qtmr_channel_number_t
                                          eChannelNumber, bool bEnable)
```

Enables/Disables input pin signal polarity invert feature.

This function enables/disables input pin signal polarity invert feature.

---

**Note:** Invert feature only affects “input pin 0~3”, and acts on the channel input node, not the input pin, so it only affect current channel and not share by other channel

---

### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- bEnable – Enable the feature or not.
  - **true** Invert input pin signal polarity.
  - **false** No invert for input pin signal polarity.

```
static inline void QTMR_SetInputFilter(TMR_Type *base, qtmr_input_pin_t ePin, uint8_t u8Count, uint8_t u8Period)
```

Sets input filter for one input pin.

Sets input filter if the input signal is noisy.

---

**Note:** The input filter acts on the input pin directly, so the input filter config will affect all channels that select this input pin as source. Turning on the input filter (setting `FILT_PER` to a non-zero value) introduces a latency of  $((u8Count + 3) \times u8Period) + 2$  IP bus clock periods.

---

### Parameters

- base – Quad Timer peripheral base address.
- ePin – Quad Timer input pin number. See `qtmr_input_pin_t`.
- u8Count – Range is 0~7, represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. Actual consecutive samples numbers is  $(u8Count + 3)$ .
- u8Period – Represent the sampling period (in IP bus clock cycles) of the input pin signals. Each input is sampled multiple times at the rate specified by this field. If `u8Period` is 0, then the input pin filter is bypassed.

```
static inline uint16_t QTMR_GetInputPinValueInSecondarySource(TMR_Type *base, qtmr_channel_number_t eChannelNumber)
```

Gets the external input signal value selected via the secondary input source.

This function read the value of the secondary input source, the input pin IPS and filtering have been applied to the read back value.

### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.

### Returns

The state of the current state of the external input pin selected via the secondary count source after application of IPS and filtering.

```
void QTMR_SetCountMode(TMR_Type *base, qtmr_channel_number_t eChannelNumber, qtmr_channel_count_mode_t eCountMode)
```

Sets channel count mode.

This function select channel basic count mode which trigger by primary input or/and secondary input events.

### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- eCountMode – The mode of operation for the count. See `qtmr_channel_count_mode_t`.

```
static inline void QTMR_SetCountLength(TMR_Type *base, qtmr_channel_number_t
                                     eChannelNumber, qtmr_channel_count_length_t
                                     eLength)
```

Sets channel count length.

This function select channel single count length from “until roll over” or “until compare”. “until roll over” means count until 0xFFFF, “until compare” means count until reach COMP1 (for count up) or COMP2 (for count up) value (unless the output signal is in alternating compare mode, this mode make channel use COMP1 and COMP2 alternately).

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- eLength – The channel count length. See `qtmr_channel_count_length_t`.

```
static inline void QTMR_SetCountDirection(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, qtmr_channel_count_direction_t
                                         eDirection)
```

Sets channel count direction.

This function select channel count direction from “count up” or “count down”. Under normal count mode, this function decide the count direction directly, when chose “secondary specifies direction” count mode, count direction decide by “the secondary input level” XOR with “the function selection”.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- eDirection – The channel count direction. See `qtmr_channel_count_direction_t`.

```
static inline qtmr_channel_count_direction_t QTMR_GetCountDirection(TMR_Type *base,
                                                                    qtmr_channel_number_t
                                                                    eChannelNumber)
```

Gets channel count direction.

This function read the channel count direction of the last count during quadrature encoded count mode.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.

#### Returns

The direction of the last count. Value see `qtmr_channel_count_direction_t`.

```
static inline void QTMR_SetCountTimes(TMR_Type *base, qtmr_channel_number_t
                                     eChannelNumber, qtmr_channel_count_times_t
                                     eTimes)
```

Sets channel count times.

This function select channel count times from “once” or “repeatedly”. If select “once” with “until compare”, channel will stop when reach COMP1 (for count up) or COMP2 (for count up) (unless the output signal is in alternating compare mode, this mode will make channel reaching COMP1, re-initializes then count reaching COMP2, and then stops).

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See *qtmr\_channel\_number\_t*.
- eTimes – The channel count times. See *qtmr\_channel\_count\_times\_t*.

```
static inline void QTMR_SetCountLoadMode(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber,
                                         qtmr_channel_count_load_mode_t eLoadMode)
```

Sets channel count load mode.

This function select channel count re-initialized load mode from “normal” or “alternative”. “normal” means channel counter re-initialized from LOAD register when compare event, “alternative” means channel counter can re-initialized from LOAD (count up) or CMPLD2 (count down) when compare event.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See *qtmr\_channel\_number\_t*.
- eLoadMode – The channel count load mode. See *qtmr\_channel\_count\_load\_mode\_t*.

```
static inline void QTMR_SetCompare1PreloadControl(TMR_Type *base, qtmr_channel_number_t
                                                  eChannelNumber,
                                                  qtmr_channel_count_preload_mode_t
                                                  ePreloadMode)
```

Sets channel preload mode for compare register 1.

This function select channel preload mode for compare register 1. Default the COMP1 register never preload, when enabled, the COMP1 can preload from CMPLD1 register when COMP1 or COMP2 compare event.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See *qtmr\_channel\_number\_t*.
- ePreloadMode – The compare register 1 preload mode. See *qtmr\_channel\_count\_preload\_mode\_t*.

```
static inline void QTMR_SetCompare2PreloadControl(TMR_Type *base, qtmr_channel_number_t
                                                  eChannelNumber,
                                                  qtmr_channel_count_preload_mode_t
                                                  ePreloadMode)
```

Sets channel preload mode for compare register 2.

This function select channel preload mode for compare register 2. Default the COMP2 register never preload, when enabled, the COMP2 can preload from CMPLD2 register when COMP1 or COMP2 compare event.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- ePreloadMode – The compare register 2 preload mode. See `qtmr_channel_count_preload_mode_t`.

```
static inline void QTMR_SetCompare1PreloadValue(TMR_Type *base, qtmr_channel_number_t
                                               eChannelNumber, uint16_t
                                               u16Comp1Preload)
```

Sets channel compare register 1 preload register value.

This function set the CMPLD1 register value. The COMP1 can preload from CMPLD1 register when preload mode is not “never preload”.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- u16Comp1Preload – Value for Channel compare register 1 preload register.

```
static inline void QTMR_SetCompare2PreloadValue(TMR_Type *base, qtmr_channel_number_t
                                               eChannelNumber, uint16_t
                                               u16Comp2Preload)
```

Sets channel compare register 2 preload register value.

This function set the CMPLD2 register value. The COMP2 can preload from CMPLD2 register when preload mode is not “never preload”.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- u16Comp2Preload – Value for Channel compare register 2 preload register.

```
static inline void QTMR_SetLoadValue(TMR_Type *base, qtmr_channel_number_t
                                     eChannelNumber, uint16_t u16Load)
```

Sets channel load register value.

This function set the LOAD register value. The channel will re-initialize the counter value with this register after counter compare or overflow event.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- u16Load – Value used to initialize the counter after counter compare or overflow event.

```
static inline void QTMR_SetCompare1Value(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, uint16_t u16Comp1)
```

Sets channel count compare register 1.

This function set the COMP1 register value. It use to trigger compare event in count up mode or alternating compare mode.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- u16Comp1 – Value for Channel compare register 1.

```
static inline void QTMR_SetCompare2Value(TMR_Type *base, qtmr_channel_number_t  
                                         eChannelNumber, uint16_t u16Comp2)
```

Sets channel count compare register 2.

This function set the COMP2 register value. It use to trigger compare event in count down mode or alternating compare mode.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- u16Comp2 – Value for Channel compare register 2.

```
static inline uint16_t QTMR_ReadCaptureValue(TMR_Type *base, qtmr_channel_number_t  
                                             eChannelNumber)
```

Gets channel capture register value.

This function read the CAPT register value, which store the real-time channel counter value when input capture event.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.

#### Returns

The value captured from the channel counter.

```
static inline uint16_t QTMR_GetHoldValue(TMR_Type *base, qtmr_channel_number_t  
                                         eChannelNumber)
```

Gets channel hold register value.

This function read the HOLD register value, which stores the channel counter's values of specific channels whenever any of the four channels within a module is read.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.

#### Returns

The channel counter value when any read operation occurs.

```
static inline void QTMR_SetCounterValue(TMR_Type *base, qtmr_channel_number_t  
                                        eChannelNumber, uint16_t u16Count)
```

Sets channel counter register value.

This function set the CNTR register value, the channel will start counting based on this value.

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `u16Count` – The channel counter initialize value.

```
static inline uint16_t QTMR_GetCounterValue(TMR_Type *base, qtmr_channel_number_t
                                           eChannelNumber)
```

Reads channel counter register value.

This function read the CNTR register value, which stores the channel real-time channel counting value. This read operation will trigger HOLD register update.

---

**Note:** User can call the utility macros provided in `fsl_common.h` to convert ticks to usec or msec.

---

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.

#### Returns

The real-time channel counter value.

```
static inline void QTMR_SetOutputMode(TMR_Type *base, qtmr_channel_number_t
                                      eChannelNumber, qtmr_channel_output_mode_t
                                      eOutputMode)
```

Sets Channel output signal (OFLAG) work mode.

This function select channel output signal (OFLAG) work mode base on different channel event.

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `eOutputMode` – The mode of operation for the OFLAG output signal. See `qtmr_channel_output_mode_t`.

```
static inline void QTMR_SetOutputValueOnForce(TMR_Type *base, qtmr_channel_number_t
                                              eChannelNumber,
                                              qtmr_channel_output_value_on_force_t eValue)
```

Sets the value of output signal when a force event occurs.

This function config the value of output signal when a force event occurs. Force events can be a software command or compare event from a master channel.

#### Parameters

- `base` – Quad Timer peripheral base address.

- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `eValue` – The value of output signal when force event occur. See `qtmr_channel_output_value_on_force_t`.

```
static inline void QTMR_EnableOutputInvert(TMR_Type *base, qtmr_channel_number_t
                                          eChannelNumber, bool bEnable)
```

Enables/Disables output signal polarity invert feature.

This function enables/disables the invert feature of output signal (OFLAG).

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `bEnable` – Enable the feature or not.
  - **true** Invert output signal polarity.
  - **false** No invert for output signal polarity.

```
static inline void QTMR_EnableSwForceOutput(TMR_Type *base, qtmr_channel_number_t
                                           eChannelNumber)
```

Enables software triggers a FORCE command to output signal.

This function uses a software command to trigger force event, which can force the current value of SCTRL[VAL] bit to be written to the OFLAG output.

---

**Note:** This function can be called only if the counter is disabled.

```
QTMR_SetOutputValueOnForce(QTMR, kQTMR_Channel0, kQTMR_OutputValueSetOnForce);
QTMR_EnableSwForceOutput(QTMR, kQTMR_Channel0);
```

---

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.

```
static inline void QTMR_EnableOutputPin(TMR_Type *base, qtmr_channel_number_t
                                       eChannelNumber, bool bEnable)
```

Enables/Disables output signal (OFLAG) drive on the external pin feature.

This function enables/disables output signal (OFLAG) drive on the external pin feature.

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `bEnable` – Enable the feature or not.
  - **true** The output signal is driven on the external pin.
  - **false** The external pin is configured as an input.

```
static inline void QTMR_EnableMasterMode(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, bool bEnable)
```

Enables/Disables channel master mode.

This function enables/disables channel master mode.

---

**Note:** Master channel can broadcast compare event to all channels within the module to re-initialize channel and/or force channel output signal.

---

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- bEnable – Enable the feature or not.
  - **true** Enables channel master mode.
  - **false** Disables channel master mode.

```
static inline void QTMR_EnableMasterForceOFLAG(TMR_Type *base, qtmr_channel_number_t
                                                eChannelNumber, bool bEnable)
```

Enables/Disables force the channel output signal (OFLAG) state by master channel compare event.

This function enables/disables the compare event from master channel within the same module to force the state of this channel OFLAG output signal.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- bEnable – Enable the feature or not.
  - **true** Enables OFLAG state to be forced by master channel compare event.
  - **false** Disables OFLAG state to be forced by master channel compare event.

```
static inline void QTMR_EnableMasterReInit(TMR_Type *base, qtmr_channel_number_t
                                            eChannelNumber, bool bEnable)
```

Enables/Disables channel be re-initialized by master channel compare event feature.

This function enables/disables the compare event from master channel within the same module to force the re-initialization of this channel.

#### Parameters

- base – Quad Timer peripheral base address.
- eChannelNumber – Quad Timer channel number. See `qtmr_channel_number_t`.
- bEnable – Enable the feature or not.
  - **true** Enables channel be re-initialized by master channel compare event.
  - **false** Disables channel be re-initialized by master channel compare event.

```
static inline void QTMR_EnableDma(TMR_Type *base, qtmr_channel_number_t
                                eChannelNumber, uint16_t u16Mask)
```

Enables the Quad Timer DMA request according to a provided mask.

This function enables the Quad Timer DMA request according to a provided mask. The mask is a logical OR of enumerators members. See `_qtmr_channel_dma_enable`. This examples shows how to enable compare 1 register preload DMA request and compare 2 register preload DMA request.

```
QTMR_EnableDma((QTMR, kQTMR_Channel0, kQTMR_Compare1PreloadDmaEnable | kQTMR_
↳ Compare2PreloadDmaEnable);
```

### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `u16Mask` – The QTMR DMA requests to enable. Logical OR of `_qtmr_channel_dma_enable`.

```
static inline void QTMR_DisableDma(TMR_Type *base, qtmr_channel_number_t
                                   eChannelNumber, uint16_t u16Mask)
```

Disables the Quad Timer DMA request according to a provided mask.

This function disables the Quad Timer DMA request according to a provided mask. The mask is a logical OR of enumerators members. See `_qtmr_channel_dma_enable`. This examples shows how to disable compare 1 register preload DMA request and compare 2 register preload DMA request.

```
QTMR_DisableDma((QTMR, kQTMR_Channel0, kQTMR_Compare1PreloadDmaEnable | kQTMR_
↳ Compare2PreloadDmaEnable);
```

### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `u16Mask` – The QTMR DMA requests to disable. Logical OR of `_qtmr_channel_dma_enable`.

```
static inline void QTMR_EnableInterrupts(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, uint16_t u16Mask)
```

Enables the Quad Timer interrupts according to a provided mask.

This function enables the Quad Timer interrupts according to a provided mask. The mask is a logical OR of enumerators members. See `_qtmr_channel_interrupt_enable`. This examples shows how to enable compare 1 interrupt and compare 2 interrupt.

```
QTMR_EnableInterrupts((QTMR, kQTMR_Channel0, kQTMR_Compare1InterruptEnable |
↳ kQTMR_Compare2InterruptEnable);
```

### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `u16Mask` – The QTMR DMA interrupts to enable. Logical OR of `_qtmr_channel_interrupt_enable`.

```
static inline void QTMR_DisableInterrupts(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, uint16_t u16Mask)
```

Disables the Quad Timer interrupts according to a provided mask.

This function disables the Quad Timer interrupts according to a provided mask. The mask is a logical OR of enumerators members. See `_qtmr_channel_interrupt_enable`. This examples shows how to disable compare 1 interrupt and compare 2 interrupt.

```
QTMR_DisableInterrupts((QTMR, kQTMR_Channel0, kQTMR_Compare1InterruptEnable |
↳kQTMR_Compare2InterruptEnable);
```

### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `u16Mask` – The QTMR DMA interrupts to disable. Logical OR of `_qtmr_channel_interrupt_enable`.

```
static inline uint16_t QTMR_GetStatusFlags(TMR_Type *base, qtmr_channel_number_t
                                           eChannelNumber)
```

Gets the Quad Timer status flags.

This function gets all QTMR channel status flags. The flags are returned as the logical OR value of the enumerators `_qtmr_channel_status_flags`. To check for a specific status, compare the return value with enumerators in the `_qtmr_channel_status_flags`. For example, to check whether the compare flag set.

```
if((QTMR_GetStatusFlags(QTMR, kQTMR_Channel0) & kQTMR_CompareFlag) != 0U)
{
    ...
}
```

### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.

### Returns

The QTMR status flags which is the logical OR of the enumerators `_qtmr_channel_status_flags`.

```
static inline void QTMR_ClearStatusFlags(TMR_Type *base, qtmr_channel_number_t
                                         eChannelNumber, uint16_t u16Mask)
```

Clears the Quad Timer status flags.

This function clears QTMR channel status flags with a provide mask. The mask is a logical OR of enumerators `_qtmr_channel_status_flags`. This examples shows how to clear compare 1 flag and compare 2 flag.

```
QTMR_ClearStatusFlags((QTMR, kQTMR_Channel0, kQTMR_Compare1Flag | kQTMR_
↳Compare2Flag);
```

### Parameters

- `base` – Quad Timer peripheral base address
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`

- `u16Mask` – The QTMR status flags to clear. Logical OR of `_qtmr_channel_status_flags`

```
static inline void QTMR_SetDebugActions(TMR_Type *base, qtmr_channel_number_t
                                       eChannelNumber, qtmr_channel_debug_action_t
                                       eDebugMode)
```

Sets channel debug actions.

This function selects the certain actions which will perform when the chip entering debug mode.

#### Parameters

- `base` – Quad Timer peripheral base address.
- `eChannelNumber` – Quad Timer channel number. See `qtmr_channel_number_t`.
- `eDebugMode` – The Quad Timer channel actions in response to the chip entering debug mode. See `qtmr_channel_debug_action_t`.

```
static inline void QTMR_EnableChannels(TMR_Type *base, uint16_t u16Mask)
```

Enables the Quad Timer channels according to a provided mask.

This function enables the Quad Timer channels according to a provided mask. The mask is a logical OR of enumerators `_qtmr_channel_enable`. This examples shows how to enable channel 0 and channel 1.

```
QTMR_EnableChannels(QTMR, kQTMR_Channel0Enable | kQTMR_Channel1Enable);
```

---

**Note:** If one channel has effective count mode, it will start its counter as soon as the channel be enabled.

---

#### Parameters

- `base` – Quad Timer peripheral base address.
- `u16Mask` – The QTMR channels to enable. Logical OR of `_qtmr_channel_enable`.

```
static inline void QTMR_DisableChannels(TMR_Type *base, uint16_t u16Mask)
```

Disables the Quad Timer channels according to a provided mask.

This function disables the Quad Timer channels according to a provided mask. The mask is a logical OR of enumerators `_qtmr_channel_enable`. This examples shows how to disable channel 0 and channel 1.

```
QTMR_DisableChannels(QTMR, kQTMR_Channel0Enable | kQTMR_Channel1Enable);
```

#### Parameters

- `base` – Quad Timer peripheral base address.
- `u16Mask` – The QTMR channels to enable. Logical OR of `_qtmr_channel_enable`.

```
static inline uint32_t TMR_GetCaptureRegAddr(TMR_Type *base, qtmr_channel_number_t
                                             nChannel)
```

Gets the TMR capture register address. This API is used to provide the transfer address for TMR capture transfer.

#### Parameters

- `base` – TMR base pointer

- nChannel – Quad Timer channel number. See `qtmr_channel_number_t`.

**Returns**

capture register address

FSL\_QTMR\_DRIVER\_VERSION

QTMR driver version.

enum `_qtmr_input_pin`

The enumeration for Quad Timer module input pin source.

*Values:*enumerator `kQTMR_InputPin0`

Quad Timer input pin 0.

enumerator `kQTMR_InputPin1`

Quad Timer input pin 1.

enumerator `kQTMR_InputPin2`

Quad Timer input pin 2.

enumerator `kQTMR_InputPin3`

Quad Timer input pin 3.

enum `_qtmr_channel_number`

The enumeration for Quad Timer module channel number.

*Values:*enumerator `kQTMR_Channel0`

Quad Timer Channel 0.

enumerator `kQTMR_Channel1`

Quad Timer Channel 1.

enumerator `kQTMR_Channel2`

Quad Timer Channel 2.

enumerator `kQTMR_Channel3`

Quad Timer Channel 3.

enum `_qtmr_channel_primary_count_source`

The enumeration for Quad Timer channel primary input source.

*Values:*enumerator `kQTMR_PrimarySrcInputPin0`

Quad Timer input pin 0.

enumerator `kQTMR_PrimarySrcInputPin1`

Quad Timer input pin 1.

enumerator `kQTMR_PrimarySrcInputPin2`

Quad Timer input pin 2.

enumerator `kQTMR_PrimarySrcInputPin3`

Quad Timer input pin 3.

enumerator `kQTMR_PrimarySrcChannel0Output`

Quad Timer channel 0 output.

enumerator `kQTMR_PrimarySrcChannel1Output`

Quad Timer channel 1 output.

enumerator kQTMR\_PrimarySrcChannel2Output  
Quad Timer channel 2 output.

enumerator kQTMR\_PrimarySrcChannel3Output  
Quad Timer channel 3 output.

enumerator kQTMR\_PrimarySrcIPBusClockDivide1  
IP bus clock divide by 1.

enumerator kQTMR\_PrimarySrcIPBusClockDivide2  
IP bus clock divide by 2.

enumerator kQTMR\_PrimarySrcIPBusClockDivide4  
IP bus clock divide by 4.

enumerator kQTMR\_PrimarySrcIPBusClockDivide8  
IP bus clock divide by 8.

enumerator kQTMR\_PrimarySrcIPBusClockDivide16  
IP bus clock divide by 16.

enumerator kQTMR\_PrimarySrcIPBusClockDivide32  
IP bus clock divide by 32.

enumerator kQTMR\_PrimarySrcIPBusClockDivide64  
IP bus clock divide by 64.

enumerator kQTMR\_PrimarySrcIPBusClockDivide128  
IP bus clock divide by 128.

enum \_qtmr\_channel\_secondary\_count\_source

The enumeration for Quad Timer channel secondary input source.

*Values:*

enumerator kQTMR\_SecondarySrcInputPin0  
Quad Timer input pin 0.

enumerator kQTMR\_SecondarySrcInputPin1  
Quad Timer input pin 1.

enumerator kQTMR\_SecondarySrcInputPin2  
Quad Timer input pin 2.

enumerator kQTMR\_SecondarySrcInputPin3  
Quad Timer input pin 3.

enum \_qtmr\_channel\_secondary\_source\_capture\_mode

The enumeration for Quad Timer channel secondary input source capture mode.

*Values:*

enumerator kQTMR\_SecondarySrcCaptureNoCapture  
Secondary source capture is disabled.

enumerator kQTMR\_SecondarySrcCaptureRisingEdge  
Secondary source capture on rising edge.

enumerator kQTMR\_SecondarySrcCaptureFallingEdge  
Secondary source capture on falling edge.

enumerator kQTMR\_SecondarySrcCaptureRisingAndFallingEdge  
Secondary source capture on both edges.

enumerator kQTMR\_SecondarySrcCaptureRisingEdgeWithReload  
 Secondary source capture on rising edge while cause the channel to be reloaded.

enumerator kQTMR\_SecondarySrcCaptureFallingEdgeWithReload  
 Secondary source capture on falling edge while cause the channel to be reloaded.

enumerator kQTMR\_SecondarySrcCaptureRisingAndFallingEdgeWithReload  
 Secondary source capture on both edges while cause the channel to be reloaded.

enum \_qtmr\_channel\_count\_mode

The enumeration for Quad Timer channel count mode.

When “channel output 0~3” or “IP bus clock prescaler” is chosen, active edge is the rising edge. When “input pin 0~3” is chosen, active edge and active level is determined by input invert feature (IPS). Disable input invert feature means active edge is rising edge, active level is high level, enable input invert feature means active edge is falling edge, active level is low level.

*Values:*

enumerator kQTMR\_CountNoOperation  
 No operation.

enumerator kQTMR\_CountPrimarySrcRiseEdge  
 Count active edge of primary input source.

enumerator kQTMR\_CountPrimarySrcRiseAndFallEdge  
 Count rising and falling edges of primary input source.

enumerator kQTMR\_CountPrimarySrcRiseEdgeSecondarySrcInHigh  
 Count active edge of primary input source when secondary input is at a active level.

enumerator kQTMR\_CountPrimarySecondarySrcInQuadDecode  
 Quadrature count mode, uses primary and secondary sources.

enumerator kQTMR\_CountPrimarySrcRiseEdgeSecondarySrcDir  
 Count active edge of primary input source; secondary input source specifies count direction.

enumerator kQTMR\_CountPrimarySrcRiseEdgeSecondarySrcRiseEdgeTrig  
 The active edge of secondary input source triggers count active edge of primary input source, and the channel counter will stop upon receiving a second trigger event while it's still counting from the first trigger event.

enumerator kQTMR\_CountCascadeWithOtherChannel  
 Cascaded count mode, the channel will count as compare events occur in the selected source channel (use a special high-speed signal path rather than the OFLAG output signal). The active edge of secondary input source triggers count active edge of primary input source, and the channel counter will re-initialized upon receiving a second trigger event while it's still counting from the first trigger event.

enumerator kQTMR\_CountPrimarySrcRiseEdgeSecondarySrcRiseEdgeTrigWithReInit

enum \_qtmr\_channel\_count\_length

The enumeration for Quad Timer channel count length.

*Values:*

enumerator kQTMR\_CountLengthUntilRollOver  
 Count until roll over at \$FFFF.

enumerator kQTMR\_CountLengthUntilCompare  
 Count until compare.

enum `_qtmr_channel_count_direction`

The enumeration for Quad Timer channel count direction.

*Values:*

enumerator `kQTMR_CountDirectionUp`  
Count direction up.

enumerator `kQTMR_CountDirectionDown`  
Count direction down.

enum `_qtmr_channel_count_times`

The enumeration for Quad Timer channel count times.

*Values:*

enumerator `kQTMR_CountTimesRepeat`  
Count repeatedly.

enumerator `kQTMR_CountTimesOnce`  
Count time once.

enum `_qtmr_channel_count_load_mode`

The enumeration for Quad Timer channel count load mode.

*Values:*

enumerator `kQTMR_CountLoadNormal`  
Count can be re-initialized only with the LOAD register when match event occurs.

enumerator `kQTMR_CountLoadAlternative`  
Channel can be re-initialized with the LOAD register when count up and a match with COMP1 occurs, or with CMPLD2 register when count down and a match with COMP2 occurs.

enum `_qtmr_channel_count_preload_mode`

The enumeration for Quad Timer channel COMP1 & COMP2 preload mode.

*Values:*

enumerator `kQTMR_CountPreloadNoLoad`  
Not load CMPLDn into COMPn register when compare event occurs.

enumerator `kQTMR_CountPreloadOnComp1CompareEvent`  
Load CMPLDn register into COMPn when occurs a successful comparison of channel counter value and the COMP1 register.

enumerator `kQTMR_CountPreloadOnComp2CompareEvent`  
Load CMPLDn register into COMPn when occurs a successful comparison of channel counter value and the COMP2 register.

enum `_qtmr_channel_output_mode`

The enumeration for Quad Timer channel output signal (OFLAG signal) work mode.

*Values:*

enumerator `kQTMR_OutputAssertWhenCountActive`  
OFLAG output assert while counter is active.

enumerator `kQTMR_OutputClearOnCompare`  
OFLAG output clear on successful compare.

enumerator `kQTMR_OutputSetOnCompare`  
OFLAG output set on successful compare.

enumerator kQTMR\_OutputToggleOnCompare  
OFLAG output toggle on successful compare.

enumerator kQTMR\_OutputToggleOnAltCompareReg  
OFLAG output toggle using alternating compare registers.

enumerator kQTMR\_OutputSetOnCompareClearOnSecSrcActiveEdge  
OFLAG output set on compare, clear on secondary source input edge.

enumerator kQTMR\_OutputSetOnCompareClearOnCountRoll  
OFLAG output set on compare, clear on counter rollover.

enumerator kQTMR\_OutputGateClockOutWhenCountActive  
OFLAG output gated while count is active.

enum \_qtmr\_qtmr\_channel\_output\_value\_on\_force  
The enumeration for Quad Timer channel output signal (OFLAG) value on force event occur.

*Values:*

enumerator kQTMR\_OutputValueClearOnForce  
OFLAG output clear (low) when software triggers a FORCE command or master channel force the OFLAG (EEOF need set).

enumerator kQTMR\_OutputValueSetOnForce  
OFLAG output set (high) when software triggers a FORCE command or master channel force the OFLAG (EEOF need set).

enum \_qtmr\_channel\_debug\_action  
The enumeration for Quad Timer channel run options when the chip entering debug mode.

*Values:*

enumerator kQTMR\_DebugRunNormal  
Continue with normal operation.

enumerator kQTMR\_DebugHaltCounter  
Halt counter.

enumerator kQTMR\_DebugForceOutToZero  
Force output to logic 0.

enumerator kQTMR\_DebugHaltCountForceOutZero  
Halt counter and force output to logic 0.

enum \_qtmr\_channel\_interrupt\_enable  
The enumeration for Quad Timer channel interrupts.

*Values:*

enumerator kQTMR\_CompareInterruptEnable  
Compare interrupt.

enumerator kQTMR\_Compare1InterruptEnable  
Compare 1 interrupt.

enumerator kQTMR\_Compare2InterruptEnable  
Compare 2 interrupt.

enumerator kQTMR\_OverflowInterruptEnable  
Timer overflow interrupt.

enumerator kQTMR\_EdgeInterruptEnable  
Input edge interrupt.

enumerator kQTMR\_ALLInterruptEnable

enum \_qtmr\_channel\_status\_flags

The enumeration for Quad Timer channel work status.

*Values:*

enumerator kQTMR\_CompareFlag

Compare flag.

enumerator kQTMR\_Compare1Flag

Compare 1 flag.

enumerator kQTMR\_Compare2Flag

Compare 2 flag.

enumerator kQTMR\_OverflowFlag

Timer overflow flag.

enumerator kQTMR\_EdgeFlag

Input edge flag.

enumerator kQTMR\_StatusAllFlags

enum \_qtmr\_channel\_enable

The enumeration for Quad Timer channel enable.

*Values:*

enumerator kQTMR\_Channel0Enable

Channel 0 enable.

enumerator kQTMR\_Channel1Enable

Channel 1 enable.

enumerator kQTMR\_Channel2Enable

Channel 2 enable.

enumerator kQTMR\_Channel3Enable

Channel 3 enable.

enumerator kQTMR\_ALLChannelEnable

enum \_qtmr\_channel\_dma\_enable

The enumeration for Quad Timer channel DMA trigger source.

*Values:*

enumerator kQTMR\_InputEdgeFlagDmaEnable

Input edge flag setting will trigger DMA read request for CAPT register.

enumerator kQTMR\_Compare1PreloadDmaEnable

Channel load CMPLD1 register into COMP1 will trigger DMA write request for CMPLD1.

enumerator kQTMR\_Compare2PreloadDmaEnable

Channel load CMPLD2 register into COMP2 will trigger DMA write request for CMPLD2.

enumerator kQTMR\_AllDMAEnable

typedef enum \_qtmr\_input\_pin qtmr\_input\_pin\_t

The enumeration for Quad Timer module input pin source.

typedef enum \_qtmr\_channel\_number qtmr\_channel\_number\_t

The enumeration for Quad Timer module channel number.

```
typedef enum _qtmr_channel_primary_count_source qtmr_channel_primary_count_source_t
```

The enumeration for Quad Timer channel primary input source.

```
typedef enum _qtmr_channel_secondary_count_source qtmr_channel_secondary_count_source_t
```

The enumeration for Quad Timer channel secondary input source.

```
typedef enum _qtmr_channel_secondary_source_capture_mode
```

```
qtmr_channel_secondary_source_capture_mode_t
```

The enumeration for Quad Timer channel secondary input source capture mode.

```
typedef enum _qtmr_channel_count_mode qtmr_channel_count_mode_t
```

The enumeration for Quad Timer channel count mode.

When “channel output 0~3” or “IP bus clock prescaler” is chosen, active edge is the rising edge. When “input pin 0~3” is chosen, active edge and active level is determined by input invert feature (IPS). Disable input invert feature means active edge is rising edge, active level is high level, enable input invert feature means active edge is falling edge, active level is low level.

```
typedef enum _qtmr_channel_count_length qtmr_channel_count_length_t
```

The enumeration for Quad Timer channel count length.

```
typedef enum _qtmr_channel_count_direction qtmr_channel_count_direction_t
```

The enumeration for Quad Timer channel count direction.

```
typedef enum _qtmr_channel_count_times qtmr_channel_count_times_t
```

The enumeration for Quad Timer channel count times.

```
typedef enum _qtmr_channel_count_load_mode qtmr_channel_count_load_mode_t
```

The enumeration for Quad Timer channel count load mode.

```
typedef enum _qtmr_channel_count_preload_mode qtmr_channel_count_preload_mode_t
```

The enumeration for Quad Timer channel COMP1 & COMP2 preload mode.

```
typedef enum _qtmr_channel_output_mode qtmr_channel_output_mode_t
```

The enumeration for Quad Timer channel output signal (OFLAG signal) work mode.

```
typedef enum _qtmr_qtmr_channel_output_value_on_force
```

```
qtmr_channel_output_value_on_force_t
```

The enumeration for Quad Timer channel output signal (OFLAG) value on force event occur.

```
typedef enum _qtmr_channel_debug_action qtmr_channel_debug_action_t
```

The enumeration for Quad Timer channel run options when the chip entering debug mode.

```
typedef struct _qtmr_channel_input_config qtmr_channel_input_config_t
```

The structure for configuring Quad Timer channel input signal.

```
typedef struct _qtmr_channel_count_config qtmr_channel_count_config_t
```

The structure for configuring Quad Timer channel counting behaviors.

```
typedef struct _qtmr_channel_output_config qtmr_channel_output_config_t
```

The structure for configuring Quad Timer channel output signal (OFLAG).

```
typedef struct _qtmr_channel_cooperation_config qtmr_channel_cooperation_config_t
```

The structure for configuring Quad Timer channel cooperation mode with other channels.

```
typedef struct _qtmr_channel_config qtmr_channel_config_t
```

Quad Timer channel configuration covering all channel configurable fields.

```
typedef struct _qtmr_input_pin_filter_config qtmr_input_pin_filter_config_t
```

The structure for configuring Quad Timer module input pin filter.

```
typedef struct _qtmr_config qtmr_config_t
```

Quad Timer module configuration which contain channel config structure pointers and input pin filter config structure pointers.

---

**Note:** Need use channel structure address to init the structure pointers, when the channel or input pin structure pointers is NULL, it will be ignored by QTMR\_Init API. This can save stack space when only one or two channels are used.

---

```
struct _qtmr_channel_input_config
```

*#include <fsl\_qtmr.h>* The structure for configuring Quad Timer channel input signal.

### Public Members

*qtmr\_channel\_primary\_count\_source\_t* ePrimarySource

Specify the primary input source.

*qtmr\_channel\_secondary\_count\_source\_t* eSecondarySource

Specify the secondary input source.

bool bEnableSecondarySrcFaultFunction

true: The selected secondary input acts as a fault signal which can clear the channel output signal when it is set, false: Fault function disabled.

bool eEnableInputInvert

true: Invert input signal value when select input pin as primary or/and secondary input source false: no operation.

```
struct _qtmr_channel_count_config
```

*#include <fsl\_qtmr.h>* The structure for configuring Quad Timer channel counting behaviors.

### Public Members

*qtmr\_channel\_count\_mode\_t* eCountMode

Configures channel count mode.

*qtmr\_channel\_count\_length\_t* eCountLength

Configures channel count length.

*qtmr\_channel\_count\_direction\_t* eCountDir

Configures channel count direction.

*qtmr\_channel\_count\_times\_t* eCountTimes

Configures channel count times.

*qtmr\_channel\_count\_load\_mode\_t* eCountLoadMode

Configures channel count load mode.

```
struct _qtmr_channel_output_config
```

*#include <fsl\_qtmr.h>* The structure for configuring Quad Timer channel output signal (OFLAG).

### Public Members

*qtmr\_channel\_output\_mode\_t* eOutputMode

Configures channel output signal work mode.

*qtmr\_channel\_output\_value\_on\_force\_t* eOutputValueOnForce

The value of output signal when force event occur.

bool bEnableOutputInvert

True: the polarity of output signal will be inverted, false: The output signal is not inverted.

bool bEnableSwForceOutput

True: forces the current value of eOFLAGValueOnForce to output signal. false: no operation.

bool bEnableOutputPin

True: the output signal is driven on the external pin. false: the external pin is configured as an input.

struct *\_qtmr\_channel\_cooperation\_config*

*#include <fsl\_qtmr.h>* The structure for configuring Quad Timer channel cooperation mode with other channels.

### Public Members

bool bEnableMasterReInit

true: Master channel within the module can re-initialize this channel when it has a compare event, false: no operation.

bool bEnableMasterForceOFLAG

true: Master channel within the module can force this channel OFLAG signal when it has a compare event, false: no operation.

bool bEnableMasterMode

true: This channel is configured as mater channel, it can broadcast compare event to all channels within the module to re-initialize channel and/or force channel output signal, false: no operation.

struct *\_qtmr\_channel\_config*

*#include <fsl\_qtmr.h>* Quad Timer channel configuration covering all channel configurable fields.

### Public Members

*qtmr\_channel\_input\_config\_t* sInputConfig

Configures channel input signal.

*qtmr\_channel\_count\_config\_t* sCountConfig

Configures channel count work mode.

*qtmr\_channel\_output\_config\_t* sOutputConfig

Configures channel output signal (OFLAG) work mode.

*qtmr\_channel\_debug\_action\_t* eDebugMode

Configures channel operation in chip debug mode.

uint16\_t u16EnabledInterruptMask

The mask of the interrupts to be enabled, should be the OR'ed of *\_qtmr\_channel\_interrupt\_enable*.

uint16\_t u16EnabledDMAMask

The mask of the interrupts to be enabled, should be the OR'ed of *\_qtmr\_channel\_dma\_enable*.

uint16\_t u16Comp1

Value for Channel compare register 1.

uint16\_t u16Comp2

Value for Channel compare register 2.

uint16\_t u16Comp1Preload

Value for Channel compare 1 preload register.

uint16\_t u16Comp2Preload

Value for Channel compare 2 preload register.

uint16\_t u16Load

Value for Channel load register.

uint16\_t u16Count

Value for Channel counter value register.

bool bEnableChannel

True: enable the channel prescaler (if it is being used) and counter false: disable channel.

struct \_qtmr\_input\_pin\_filter\_config

*#include <fsl\_qtmr.h>* The structure for configuring Quad Timer module input pin filter.

### Public Members

uint8\_t u8Period

Value for input filter sample period.

uint8\_t u8Count

Value for input filter sample count (sample count = count +3).

struct \_qtmr\_config

*#include <fsl\_qtmr.h>* Quad Timer module configuration which contain channel config structure pointers and input pin filter config structure pointers.

---

**Note:** Need use channel structure address to init the structure pointers, when the channel or input pin structure pointers is NULL, it will be ignored by QTMR\_Init API. This can save stack space when only one or two channels are used.

---

## 2.70 The Driver Change Log

## 2.71 QTMR Peripheral and Driver Overview

## 2.72 The Driver Change Log

## 2.73 SIM: System Integration Module Driver

FSL\_SIM\_DRIVER\_VERSION

SIM driver version.

## 2.74 The Driver Change Log

```
static inline void SIM_SetWaitModeOperation(SIM_Type *base, sim_wait_mode_operation_t
                                             eOperation)
```

Sets the operation of wait mode, enable/disable the entry of wait mode.

### Parameters

- `base` – SIM peripheral base address.
- `eOperation` – Used to enable/disable the wait mode, please refer to `sim_wait_mode_operation_t`.

```
static inline void SIM_SetStopModeOperation(SIM_Type *base, sim_stop_mode_operation_t
                                             eOperation)
```

Sets the operation of stop mode, enable/disable the entry of stop mode.

### Parameters

- `base` – SIM peripheral base address.
- `eOperation` – Used to enable/disable the stop mode, please refer to `sim_stop_mode_operation_t`.

```
static inline void SIM_EnterLPMode(SIM_Type *base)
```

Enters into LPMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** Please make sure the power mode register is not set as write protected before invoking this function.

---



---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

### Parameters

- `base` – SIM peripheral base address.

```
static inline void SIM_ExitLPMode(SIM_Type *base)
```

Exits from LPMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** Please make sure the power mode register is not set as write protected before invoking this function.

---



---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

### Parameters

- `base` – SIM peripheral base address.

```
static inline void SIM_EnterVLPMMode(SIM_Type *base)
```

Enters into VLPMMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** Please make sure the power mode register is not set as write protected before invoking this function. If both set to enter LPMMode and VLPMMode, the VLPMMode has higher priority.

---

---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

#### Parameters

- base – SIM peripheral base address.

```
static inline void SIM_ExitVLPMMode(SIM_Type *base)
```

Exits from VLPMMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** Please make sure the power mode register is not set as write protected before invoking this function.

---

---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

#### Parameters

- base – SIM peripheral base address.

```
static inline bool SIM_IsInLPMMode(SIM_Type *base)
```

Indicates whether the chip is in LPMMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

#### Parameters

- base – SIM peripheral base address.

#### Return values

- true – The chip is in LPMMode.
- false – The chip is not in LPMMode.

```
static inline bool SIM_IsInVLPMMode(SIM_Type *base)
```

Indicates whether the chip is in VLPMMode when the advanced power mode is enabled(register FOPT[1] bit is set).

---

**Note:** This function is useful only when the FTFE module's FOPT[0] bit is set(advanced power mode is enabled).

---

#### Parameters

- base – SIM peripheral base address.

#### Return values

- true – The chip is in VLPMode.
- false – The chip is not in VLPMode.

```
static inline void SIM_TriggerSoftwareReset(SIM_Type *base)
```

Triggers the software reset for device.

#### Parameters

- base – SIM base address.

```
static inline uint16_t SIM_GetResetStatusFlags(SIM_Type *base)
```

Gets the cause of the most recent reset.

---

**Note:** At any given time, the only one reset source is indicated. When multiple reset source assert simultaneously, the reset source with the highest precedence is indicated. The precedence from highest to lowest is POR, external reset, COP loss of reference reset, COP CPU time-out reset, software reset, COP window time-out reset. The POR is always set during a power-on reset. However, POR is cleared and the external reset is set if the external reset pin is asserted or remains asserted after the power-on reset has de-asserted.

---

#### Parameters

- base – SIM peripheral base address.

#### Returns

The current reset status flags, should be the OR'ed value of `_sim_reset_status_flags`.

```
static inline void SIM_TriggerPeripheralSoftwareReset(SIM_Type *base,
                                                    sim_swReset_peri_index_t ePeriIndex)
```

Triggers the software reset of specific peripheral.

#### Parameters

- base – SIM peripheral base address.
- ePeriIndex – The index of the peripheral to be reset.

```
static inline void SIM_EnableResetPadCellInputFilter(SIM_Type *base, bool bEnable)
```

Enables/Disables the input filter on external reset padcell.

If the input filter is enabled, the filter will remove transient signals on the input at the expense of an increased input delay.

---

**Note:** If the input filter is enabled, the filter will affect all input functions supported by that padcell, including GPIO.

---

#### Parameters

- base – SIM peripheral base address.
- bEnable – Used to control the behaviour of input filter.
  - **true** Enable the input filter on external input padcell.
  - **false** Disable the input filter on external input padcell.

```
static inline void SIM_SetInternalPeriInput(SIM_Type *base, sim_internal_peri_index_t eIndex,
                                           sim_internal_peri_input_t eInput)
```

Sets internal peripheral inputs, some peripheral inputs have the ability to be connected to either XBAR outputs or GPIO.

**Parameters**

- base – SIM base address.
- eIndex – The internal peripherals that supply multi-inputs.
- eInput – The specific input that connected to the selected internal peripheral.

```
static inline void SIM_SetXbarInputAdcTmrSelection(SIM_Type *base,  
                                                  sim_xbar_input_adc_tmr_index_t eIndex,  
                                                  sim_xbar_input_adc_tmr_selection_t  
                                                  eSelection)
```

Selects the Xbar input from ADC and TMR A/B.

**Parameters**

- base – SIM base address.
- eIndex – SIM ADC and TMR select register field index.
- eSelection – Xbar input ADC and TMR selection.

```
static inline void SIM_XBARInputFilter(SIM_Type *base, sim_xbar_input_t eXbarInput, uint8_t  
                                       u8SamplePeriod, sim_xbar_filter_count_t eCount)
```

Sets XBAR input filter period and count.

**Parameters**

- base – SIM peripheral base address.
- eXbarInput – XBAR input index.
- u8SamplePeriod – XBAR input filter sample period, in unit of 1 IP bus clock. u8SamplePeriod must be range in 0~31, where 0 means filter disabled.
- eCount – Count for filter, which means eCount consecutive samples must agree to be accepted as transition.

```
static inline void SIM_SetSmallRegulator1P2VControlMode(SIM_Type *base,  
                                                       sim_small_regulator_1P2V_control_mode_t  
                                                       eControlMode)
```

Sets the control mode of small regulator 1.2V supply, the available control modes are normal mode, standby mode, etc.

---

**Note:** This function is useful only when the flash module's FOPT[0] bit is 0.

---

**Parameters**

- base – SIM peripheral base address.
- eControlMode – The control mode to be set, please refer to `sim_small_regulator_1P2V_control_mode_t`.

```
static inline void SIM_SetSmallRegulator2P7VControlMode(SIM_Type *base,  
                                                       sim_small_regulator_2P7V_control_mode_t  
                                                       eControlMode)
```

Sets the control mode of small regulator 2.7 supply, the available control modes are normal mode, standby mode, etc.

---

**Note:** This function is useful only when the flash module's FOPT[0] bit is 0.

---

**Parameters**

- base – SIM peripheral base address.
- eControlMode – The control mode to be set, please refer to `sim_small_regulator_2P7V_control_mode_t`.

```
static inline void SIM_SetLargeRegulatorControlMode(SIM_Type *base,  
                                                    sim_large_regulator_control_mode_t  
                                                    eControlMode)
```

Sets the control mode of large regulator, the available control mode are normal mode, standby mode, etc.

---

**Note:** This function is useful only when the flash module's FOPT[0] bit is 0.

---

### Parameters

- base – SIM peripheral base address.
- eControlMode – The control mode to be set, please refer to `sim_large_regulator_control_mode_t`.

```
static inline void SIM_SetRegisterProtectionMode(SIM_Type *base,  
                                                sim_write_protection_module_t eModule,  
                                                sim_write_protection_mode_t eMode)
```

Sets the write protection mode of the selected register.

### Parameters

- base – SIM peripheral base address.
- eModule – The module to be set, please refer to `sim_write_protection_module_t`.
- eMode – The specific write protection mode to be set, please refer to `sim_write_protection_mode_t`.

```
static inline uint32_t SIM_GetJTAGID(SIM_Type *base)
```

Gets JTAG ID, the JTAG ID is 32bits width.

### Parameters

- base – SIM base address.

### Returns

The 32bits width JTAG ID.

```
static inline void SIM_SetIOShortAddressValue(SIM_Type *base, uint32_t  
                                              u32IOShortAddressValue)
```

Sets the I/O short address location value which specifies the memory referenced through the I/O short address mode.

The I/O short address mode allows the instruction to specify the lower 6 bits of the address. And the upper 18 bits of the address can be controlled by invoking this function.

---

**Note:** The pipeline delay between setting the related register set and using short I/O addressing with the new value is five cycles.

---

### Parameters

- base – SIM base address.
- u32IOShortAddressValue – The value of I/O short address location, this address value should be 24 bits width.

```
static inline uint16_t SIM_GetSoftwareControlData(SIM_Type *base,
                                                sim_software_contrl_register_index_t
                                                eIndex)
```

Gets the software control data by the software control register index.

#### Parameters

- base – SIM base address.
- eIndex – SIM software control register index.

#### Returns

Software control registers value.

```
static inline void SIM_SetSoftwareControlData(SIM_Type *base,
                                              sim_software_contrl_register_index_t eIndex,
                                              uint16_t u16Value)
```

Sets the software control data by the software control register index, the data is for general-purpose use by software.

#### Parameters

- base – SIM base address.
- eIndex – SIM software control register index.
- u16Value – Software control registers value.

```
static inline void SIM_SetOnCEClockOperationMode(SIM_Type *base,
                                                  sim_onceclk_operation_mode_t
                                                  eOperationMode)
```

Sets the operation mode of the OnCE clock, the available operation modes are always enabled and enabled when the core TAP is enabled.

#### Parameters

- base – SIM peripheral base address.
- eOperationMode – The operation mode of OnCE clock, please refer to `sim_onceclk_operation_mode_t`.

```
static inline void SIM_SetDMAOperationMode(SIM_Type *base, sim_dma_operation_mode_t
                                          eOperationMode)
```

Sets the operation mode of DMA, such as disabled, enabled in run mode only, etc.

#### Parameters

- base – SIM peripheral base address.
- eOperationMode – The operation mode to be set, please refer to `sim_dma_operation_mode_t`.

```
static inline void SIM_SetLPI2C0TriggerSelection(SIM_Type *base, sim_lpi2c_trigger_selection_t
                                                eTriggerSelection)
```

Sets the trigger selection of lpi2c0, the available selections are master trigger and slave trigger.

This function can be used to selection the LPI2C0 output trigger. If selected as master trigger, the LPI2C0 master will generate an output trigger that can be connected to other peripherals on the device. If selected as slave trigger, the LPI2C0 slave will generate an output trigger that can be connected to other peripherals on the device.

#### Parameters

- base – SIM peripheral base address.
- eTriggerSelection – The trigger selection to set, please refer to `sim_lpi2c_trigger_selection_t`.

```
static inline sim_device_operate_mode_t SIM_GetDeviceOperateMode(SIM_Type *base)
```

Gets device currently operate mode, the possible result is normal operate mode or fast operate mode.

#### Parameters

- base – SIM peripheral base address.

#### Returns

Current device's operate mode.

```
static inline void SIM_EnableADCScanControlReorder(SIM_Type *base, bool bEnable)
```

Enables/Disables the ADC scan control register reorder feature.

#### Parameters

- base – SIM peripheral base address.
- bEnable – Used to control the ADC scan control register reorder feature.
  - **true** Enable the re-ordering of ADC scan control bits.
  - **false** ADC scan control register works in normal order.

```
static inline void SIM_SetMasterPIT(SIM_Type *base, sim_master_pit_selection_t eMasterPit)
```

Sets master programmable interval timer.

#### Parameters

- base – SIM peripheral base address.
- eMasterPit – The master PIT to be selected, please refer to *sim\_master\_pit\_selection\_t*.

```
enum _sim_reset_status_flags
```

The enumeration of system reset status flags, such as power on reset, software reset, etc.

*Values:*

```
enumerator kSIM_PowerONResetFlag
```

The Power on reset caused the most recent reset.

```
enumerator kSIM_ExternalResetFlag
```

The external reset caused the most recent reset, that means the external reset pin was asserted or remained asserted after the power-on reset de-asserted.

```
enumerator kSIM_COPLossOfReferenceResetFlag
```

The computer operating properly module signaled a loss of reference clock reset caused the most recent reset.

```
enumerator kSIM_COPCPUTimeOutResetFlag
```

The computer operating properly module signaled a CPU time-out reset caused the most recent reset.

```
enumerator kSIM_SoftwareResetFlag
```

The previous system reset occurred as a result of a software reset

```
enumerator kSIM_COPWindowTimeOutResetFlag
```

The previous system reset occurred as a result of a cop\_window reset.

```
enum _sim_stop_mode_operation
```

The enumeration of stop mode operation can be used to enable/disable stop mode enter.

*Values:*

```
enumerator kSIM_STOPInstructionEnterStopMode
```

Stop mode is entered when the DSC core executes a STOP instruction.

enumerator kSIM\_STOPInstructionNotEnterStopMode

The DSC core STOP instruction does not cause entry into stop mode.

enumerator kSIM\_STOPInstructionEnterStopModeWriteProtect

Stop mode is entered when the DSC core executes a STOP instruction, and the related register bit field is write protected until the next reset.

enumerator kSIM\_STOPInstructionNotEnterStopModeWriteProtect

The DSC core STOP instruction does not cause entry into stop mode, and the related register bit field is write protected until the next reset.

enum \_sim\_wait\_mode\_operation

The enumeration of wait mode operation can be used to enable/disable wait mode enter.

*Values:*

enumerator kSIM\_WAITInstructionEnterWaitMode

Wait mode is entered when the DSC core executes a WAIT instruction.

enumerator kSIM\_WAITInstructionNotEnterWaitMode

The DSC core WAIT instruction does not cause entry into wait mode.

enumerator kSIM\_WAITInstructionEnterWaitModeWriteProtect

Wait mode is entered when the DSC core executes a WAIT instruction, and the related register bit field is write protected until the next reset.

enumerator kSIM\_WAITInstructionNotEnterWaitModeWriteProtect

The DSC core WAIT instruction does not cause entry into wait mode, and the related register bit field is write protected until the next reset.

enum \_sim\_onceclk\_operation\_mode

The enumeration of OnCE clock operation mode, such as enabled when core TAP is enabled and always enabled.

*Values:*

enumerator kSIM\_OnCEClkEnabledWhenCoreTapEnabled

The OnCE clock to the DSC core is enabled when the core TAP is enabled.

enumerator kSIM\_OnCEClkAlwaysEnabled

The OnCE clock to the DSC core is always enabled.

enum \_sim\_dma\_operation\_mode

The enumeration of dma operation mode, this enumeration can be used to disable/enable DMA module in different power modes.

*Values:*

enumerator kSIM\_DMADisable

DMA module is disabled.

enumerator kSIM\_DMAEnableAtRunModeOnly

DMA module is enabled in run mode only.

enumerator kSIM\_DMAEnableAtRunModeWaitMode

DMA module is enabled in run and wait modes only.

enumerator kSIM\_DMAEnableAtAllPowerModes

DMA module is enabled in all power modes.

enumerator kSIM\_DMADisableWriteProtect

DMA module is disabled and the related register bit field is write protected until the next reset.

enumerator kSIM\_DMAEnableAtRunModeOnlyWriteProtect

DMA module is enabled in run mode only and the related bit field is write protected until the next reset.

enumerator kSIM\_DMAEnableAtRunModeWaitModeWriteProtect

DMA module is enabled in run and wait modes only and the related register bit field is write protected until the next reset.

enumerator kSIM\_DMAEnableAtAllPowerModesWriteProtect

DMA module is enabled in all low power modes and the related register bit field is write protected until the next reset.

enum \_sim\_small\_regulator\_1P2V\_control\_mode

The enumeration of small regulator 1P2V control mode, such as normal mode and standby mode.

*Values:*

enumerator kSIM\_SmallRegulator1P2VInNormalMode

Small regulator 1.2V supply placed in normal mode.

enumerator kSIM\_SmallRegulator1P2VInStandbyMode

Small regulator 1.2V supply placed in standby mode.

enumerator kSIM\_SmallRegulator1P2VInNormalModeWriteProtect

Small regulator 1.2V supply placed in normal mode, and the related register bit field is write protected until the next reset.

enumerator kSIM\_SmallRegulator1P2VInStandbyModeWriteProtect

Small regulator 1.2V supply placed in standby mode, and the related register bit field is write protected until the next reset.

enum \_sim\_small\_regulator\_2P7V\_control\_mode

The enumeration of small regulator 2P7V control mode, such as normal mode, standby mode, powerdown mode, etc.

*Values:*

enumerator kSIM\_SmallRegulator2P7VInNormalMode

Small regulator 2.7V supply placed in normal mode.

enumerator kSIM\_SmallRegulator2P7VInStandbyMode

Small regulator 2.7V supply placed in standby mode.

enumerator kSIM\_SmallRegulator2P7VInPowerdownMode

Small regulator 2.7V supply placed in powerdown mode.

enumerator kSIM\_SmallRegulator2P7VInNormalModeWriteProtect

Small regulator 2.7V supply placed in normal mode and the related bit field is write protected until chip reset.

enumerator kSIM\_SmallRegulator2P7VInStandbyModeWriteProtect

Small regulator 2.7V supply placed in standby mode and the related bit field is write protected until chip reset.

enumerator kSIM\_SmallRegulator2P7VInPowerdownModeWriteProtect

Small regulator placed in powerdown mode and the related bit field is write protected until chip reset.

enum \_sim\_large\_regulator\_control\_mode

The enumeration of large regulator control mode, such as normal mode, standby mode.

*Values:*

enumerator kSIM\_LargeRegulatorInNormalMode

Large regulator placed in normal mode.

enumerator kSIM\_LargeRegulatorInStandbyMode

Large regulator placed in standby mode.

enumerator kSIM\_LargeRegulatorInNormalModeWriteProtect

Large regulator placed in normal mode, and the related register bit field is write protected until chip reset.

enumerator kSIM\_LargeRegulatorInStandbyModeWriteProtect

Large regulator placed in standby mode, and the related register bit field is write protected until chip reset.

enum \_sim\_write\_protection\_module

The enumeration of modules that support various protection mode.

*Values:*

enumerator kSIM\_GPIOInternalPeripheralSelectProtection

Used to control the protection mode GPSn and IPSn registers in the SIM, all XBAR, EVTG, GPIO<sub>n</sub>\_PER, GPIO<sub>n</sub>\_PPMODE, GPIO<sub>n</sub>\_DRIVE.

enumerator kSIM\_PeripheralClockEnableProtection

Used to control the protection mode of PCEn, SDn, PSWRn, and PCR register.

enumerator kSIM\_GPIOPortDPProtection

Used to control the protection mode of GPIO<sub>D</sub>\_PER, GPIO<sub>D</sub>\_PPMODE, and GPIO<sub>D</sub>\_DRIVE register.

enumerator kSIM\_PowerModeControlWriteProtection

Used to control the protection mode of the PWRMODE register.

enum \_sim\_write\_protection\_mode

The enumeration of write protection mode, such as write protection off, write protection on, etc.

*Values:*

enumerator kSIM\_WriteProtectionOff

Write protection off.

enumerator kSIM\_WriteProtectionOn

Write protection on.

enumerator kSIM\_WriteProtectionOffAndLocked

Write protection off and locked until chip reset.

enumerator kSIM\_WriteProtectionOnAndLocked

Write protection on and locked until chip reset.

enum \_sim\_lpi2c\_trigger\_selection

The enumeration of lpi2c trigger selection, including slave trigger and master trigger.

*Values:*

enumerator kSIM\_Lpi2cSlaveTrigger

Selects slave trigger.

enumerator kSIM\_Lpi2cMasterTrigger

Selects master trigger.

enum \_sim\_device\_operate\_mode

The enumeration of device operate mode, including normal mode and fast mode.

*Values:*

enumerator kSIM\_NormalOperateMode

Device in normal operating mode, core:bus:flash frequency as 2:2:1

enumerator kSIM\_FastOperateMode

Device in fast operate mode, core:bus:flash frequency as 4:4:1

enum \_sim\_master\_pit\_selection

The enumeration of master pit.

*Values:*

enumerator kSIM\_PIT0MasterPIT1Slave

PIT0 is master PIT and PIT1 is slave PIT.

enumerator kSIM\_PIT1MasterPIT0Slave

PIT0 is master PIT and PIT1 is slave PIT.

enum \_sim\_xbar\_input

The enumeration of XBAR input.

*Values:*

enumerator kSIM\_XBARInput2

XBAR Input 2.

enumerator kSIM\_XBARInput3

XBAR Input 3.

enumerator kSIM\_XBARInput4

XBAR Input 4.

enumerator kSIM\_XBARInput5

XBAR Input 5.

enumerator kSIM\_XBARInput6

XBAR Input 6.

enumerator kSIM\_XBARInput7

XBAR Input 7.

enumerator kSIM\_XBARInput8

XBAR Input 8.

enumerator kSIM\_XBARInput9

XBAR Input 9.

enum \_sim\_xbar\_filter\_count

The enumeration of XBAR filter count.

*Values:*

enumerator kSIM\_XBARFilter3Count

3 consecutive sample must agree.

enumerator kSIM\_XBARFilter4Count

4 consecutive sample must agree.

enumerator kSIM\_XBARFilter5Count

5 consecutive sample must agree.

enumerator `kSIM_XBARFilter6Count`  
6 consecutive sample must agree.

enumerator `kSIM_XBARFilter7Count`  
7 consecutive sample must agree.

enumerator `kSIM_XBARFilter8Count`  
8 consecutive sample must agree.

enumerator `kSIM_XBARFilter9Count`  
9 consecutive sample must agree.

enumerator `kSIM_XBARFilter10Count`  
10 consecutive sample must agree.

typedef enum `_sim_stop_mode_operation` `sim_stop_mode_operation_t`  
The enumeration of stop mode operation can be used to enable/disable stop mode enter.

typedef enum `_sim_wait_mode_operation` `sim_wait_mode_operation_t`  
The enumeration of wait mode operation can be used to enable/disable wait mode enter.

typedef enum `_sim_onceclk_operation_mode` `sim_onceclk_operation_mode_t`  
The enumeration of OnCE clock operation mode, such as enabled when core TAP is enabled and always enabled.

typedef enum `_sim_dma_operation_mode` `sim_dma_operation_mode_t`  
The enumeration of dma operation mode, this enumeration can be used to disable/enable DMA module in different power modes.

typedef enum `_sim_small_regulator_1P2V_control_mode` `sim_small_regulator_1P2V_control_mode_t`  
The enumeration of small regulator 1P2V control mode, such as normal mode and standby mode.

typedef enum `_sim_small_regulator_2P7V_control_mode` `sim_small_regulator_2P7V_control_mode_t`  
The enumeration of small regulator 2P7V control mode, such as normal mode, standby mode, powerdown mode, etc.

typedef enum `_sim_large_regulator_control_mode` `sim_large_regulator_control_mode_t`  
The enumeration of large regulator control mode, such as normal mode, standby mode.

typedef enum `_sim_write_protection_module` `sim_write_protection_module_t`  
The enumeration of modules that support various protection mode.

typedef enum `_sim_write_protection_mode` `sim_write_protection_mode_t`  
The enumeration of write protection mode, such as write protection off, write protection on, etc.

typedef enum `_sim_lpi2c_trigger_selection` `sim_lpi2c_trigger_selection_t`  
The enumeration of lpi2c trigger selection, including slave trigger and master trigger.

typedef enum `_sim_device_operate_mode` `sim_device_operate_mode_t`  
The enumeration of device operate mode, including normal mode and fast mode.

typedef enum `_sim_master_pit_selection` `sim_master_pit_selection_t`  
The enumeration of master pit.

typedef enum `_sim_xbar_input` `sim_xbar_input_t`  
The enumeration of XBAR input.

```
typedef enum _sim_xbar_filter_count sim_xbar_filter_count_t
```

The enumeration of XBAR filter count.

```
FSL_COMPONENT_ID
```

```
SIM_RESET_STATUS_MASK
```

The macro of REST status bit field mask.

```
SIM_PWR_SR27_CONTROL_MODE_MASK
```

The definition of the short regulator control mode bit field mask.

```
SIM_PWR_SR27_CONTROL_MODE_SHIFT
```

The definition of the short regulator control mode bit field shift.

```
SIM_PWR_SR27_CONTROL_MODE(x)
```

The macro that can be used to set the bit field of PWR register's short regulator bit field.

```
SIM_PROT_BIT_FIELD_MASK(moduleName)
```

The definition of the PORT register bit filed mask.

```
SIM_PORT_SET_MODE_PROTECTION_MODE(moduleName, protectionMode)
```

The macro that can be used to set module's protection mode.

```
SIM_XBAR_FILTER_REG_INDEX(xbarInput)
```

The definition of the XBAR\_FLTx register index.

```
SIM_XBAR_FILTER_BIT_SHIFT(xbarInput)
```

The definition of the XBAR\_FLTx register bit field shift.

```
SIM_XBAR_FILTER_BIT_MASK(xbarInput)
```

The definition of the XBAR\_FLTx register bit field mask.

## 2.75 SIM Peripheral and Driver Overview

### 2.76 XBAR: Inter-Peripheral Crossbar Switch Driver

```
void XBARA_Init(XBARA_Type *base)
```

Initializes the XBARA module.

This function un-gates the XBARA clock.

#### Parameters

- *base* – XBARA peripheral address.

```
void XBARA_Deinit(XBARA_Type *base)
```

Shuts down the XBARA module.

This function disables XBARA clock.

#### Parameters

- *base* – XBARA peripheral address.

```
static inline void XBARA_SetSignalsConnection(XBARA_Type *base, xbar_input_signal_t eInput,
                                             xbar_output_signal_t eOutput)
```

Sets a connection between the selected XBARA\_IN[\*] input and the XBARA\_OUT[\*] output signal.

This function connects the XBARA input to the selected XBARA output. If more than one XBARA module is available, only the inputs and outputs from the same module can be connected.

Example:

```
XBARA_SetSignalsConnection(XBARA, kXBARA_InputPIT_TRG0, kXBARA_
↳OutputDMAMUX18);
```

### Parameters

- base – XBARA peripheral address.
- eInput – XBARA input signal.
- eOutput – XBARA output signal.

```
static inline void XBARA_SetActiveEdgeDetectMode(XBARA_Type *base, xbar_output_signal_t
eOutput, xbara_active_edge_t
eActiveEdgeMode)
```

Sets active edge detection mode for the XBARA\_OUT[\*] output signal.

### Parameters

- base – XBARA peripheral address.
- eOutput – XBARA output signal.
- eActiveEdgeMode – Active edge mode.

```
static inline void XBARA_SetInterruptDMARequestMode(XBARA_Type *base,
xbar_output_signal_t eOutput,
xbara_request_t eRequest)
```

Sets DMA, Interrupt or disabled request generation mode for the XBARA\_OUT[\*] output signal.

### Parameters

- base – XBARA peripheral address.
- eOutput – XBARA output signal.
- eRequest – Request type.

```
void XBARA_SetOutputSignalConfig(XBARA_Type *base, xbar_output_signal_t eOutput, const
xbara_control_config_t *psControlConfig)
```

Configures the XBARA output signal edge detection and interrupt/dma features.

This function configures an XBARA control register. The active edge detection and the DMA/IRQ function on the corresponding XBARA output can be set.

Example:

```
xbara_control_config_t userConfig;
userConfig.activeEdge = kXBARA_EdgeRising;
userConfig.requestType = kXBARA_RequestInterruptEnable;
XBARA_SetOutputSignalConfig(XBARA, kXBARA_OutputDMAMUX18, &userConfig);
```

---

**Note:** Only a subset of the XBARA output signal can be called with this API. On debug mode code will check whether the output signal eOutput satisfy the requirement.

---

### Parameters

- base – XBARA peripheral address.
- eOutput – XBARA output number.

- psControlConfig – Pointer to structure that keeps configuration of control register.

uint16\_t XBARA\_GetStatusFlags(XBARA\_Type \*base)

Gets the active edge detection status for all XBAR output signal supporting this feature.

This function gets the active edge detect status of all XBARA\_OUTs. If the active edge occurs, the return value is asserted. When the interrupt or the DMA functionality is enabled for the XBARA\_OUTx, this field is 1 when the interrupt or DMA request is asserted and 0 when the interrupt or DMA request has been cleared.

#### Parameters

- base – XBARA peripheral address.

#### Returns

ORed value from all status flag from xbara\_status\_flag\_t.

static inline void XBARA\_ClearStatusFlags(XBARA\_Type \*base, uint16\_t u16Flags)

Clear the edge detection status flags of relative mask.

#### Parameters

- base – XBARA peripheral address.
- u16Flags – status flags composed from ORed xbara\_status\_flag\_t indicating flags to be cleared.

FSL\_XBAR\_DRIVER\_VERSION

XBAR driver version.

enum \_xbara\_active\_edge

XBARA active edge for detection.

*Values:*

enumerator kXBARA\_EdgeNone

Edge detection status bit never asserts.

enumerator kXBARA\_EdgeRising

Edge detection status bit asserts on rising edges.

enumerator kXBARA\_EdgeFalling

Edge detection status bit asserts on falling edges.

enumerator kXBARA\_EdgeRisingAndFalling

Edge detection status bit asserts on rising and falling edges.

enum \_xbara\_request

XBARA DMA and interrupt configurations. Note it only apply for a subset of XBARA output signal.

*Values:*

enumerator kXBARA\_RequestDisable

Interrupt and DMA are disabled.

enumerator kXBARA\_RequestDMAEnable

DMA enabled, interrupt disabled.

enumerator kXBARA\_RequestInterruptEnable

Interrupt enabled, DMA disabled.

enum `_xbara_status_flag`

XBARA status flags.

This provides constants for the XBARA status flags for use in the XBARA functions. The enumerator value is designed to make sure Flags in same register can be created with register value to write/read register.

*Values:*

enumerator `kXBARA_EdgeDetectionOut0Flag`

XBAR\_OUT0 active edge interrupt flag, sets when active edge detected.

enumerator `kXBARA_EdgeDetectionOut1Flag`

XBAR\_OUT1 active edge interrupt flag, sets when active edge detected.

enumerator `kXBARA_EdgeDetectionOut2Flag`

XBAR\_OUT2 active edge interrupt flag, sets when active edge detected.

enumerator `kXBARA_EdgeDetectionOut3Flag`

XBAR\_OUT3 active edge interrupt flag, sets when active edge detected.

enumerator `kXBARA_AllStatusFlags`

typedef enum `_xbara_active_edge` `xbara_active_edge_t`

XBARA active edge for detection.

typedef enum `_xbara_request` `xbara_request_t`

XBARA DMA and interrupt configurations. Note it only apply for a subset of XBARA output signal.

typedef enum `_xbara_status_flag` `xbara_status_flag_t`

XBARA status flags.

This provides constants for the XBARA status flags for use in the XBARA functions. The enumerator value is designed to make sure Flags in same register can be created with register value to write/read register.

typedef struct `_xbara_control_config` `xbara_control_config_t`

Defines the configuration structure of the XBARA control register.

This structure keeps the configuration of XBARA control register for one output. Control registers are available only for a few outputs. Not every XBARA module has control registers.

`XBARA_SELx(base, output)`

Macro function to extract the XBAR select register address for a given xbar output signal.

`XBARA_CTRLx(base, output)`

Macro function to extract the XBAR Ctrl register address for a given xbar output signal.

`XBARA_SELx_SELn_SHIFT(output)`

Macro function to get SELn field shift in XBARA\_SELx register for a given output signal.

`XBARA_SELx_SELn_MASK(output)`

Macro function to get SELn field mask in XBARA\_SELx register for a given output signal.

`XBARA_SELx_SELn(output, input_signal)`

Macro function to create SELn field value in XBARA\_SELx register for given output signal and input signal value `input_signal`, see `xbar_input_signal_t`.

`XBARA_CTRLx_DIENn_MASK(output)`

Macro function to get DIENn field mask in XBARA\_CTRLx register for a given output signal.

`XBARA_CTRLx_DIENn_SHIFT(output)`

Macro function to get DIENn field shift in XBARA\_CTRLx register for a given output signal.

`XBARA_CTRLx_DIENn(output, x)`

Macro function to create DIENn field value in XBARA\_CTRLx register for given output signal and DMA/Interrupt mode x, see `xbara_request_t`.

`XBARA_CTRLx_EDGEen_MASK(output)`

Macro function to get EDGEen field mask in XBARA\_CTRLx register for a given output signal.

`XBARA_CTRLx_EDGEen_SHIFT(output)`

Macro function to get EDGEen field shift in XBARA\_CTRLx register for a given output signal.

`XBARA_CTRLx_EDGEen(output, x)`

Macro function to create EDGEen field value in XBARA\_CTRLx register for given output signal and edge mode x, see `xbara_active_edge_t`.

`XBARA_CTRLx_STS_MASK`

Macro value for the Status bits in CTRL register.

`struct _xbara_control_config`

*#include* `<fsl_xbara.h>` Defines the configuration structure of the XBARA control register.

This structure keeps the configuration of XBARA control register for one output. Control registers are available only for a few outputs. Not every XBARA module has control registers.

### Public Members

`xbara_active_edge_t` eActiveEdge

Active edge to be detected.

`xbara_request_t` eRequestType

Selects DMA/Interrupt request.

## 2.77 The Driver Change Log

## 2.78 XBAR Peripheral and Driver Overview



## **Chapter 3**

# **Middleware**



# Chapter 4

## RTOS

### 4.1 FreeRTOS

#### 4.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

[FreeRTOS kernel for MCUXpresso SDK Readme](#)

[FreeRTOS kernel for MCUXpresso SDK ChangeLog](#)

[FreeRTOS kernel Readme](#)

#### 4.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

#### 4.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

[Readme](#)

#### 4.1.4 corehttp

C language HTTP client library designed for embedded platforms.

#### 4.1.5 corejson

JSON parser.

## Readme

### 4.1.6 coremqtt

MQTT publish/subscribe messaging library.

### 4.1.7 coremqtt-agent

The coreMQTT Agent library is a high level API that adds thread safety to the coreMQTT library.

## Readme

### 4.1.8 corepkcs11

PKCS #11 key management library.

## Readme

### 4.1.9 freertos-plus-tcp

Open source RTOS FreeRTOS Plus TCP.

## Readme