



# MCUXpresso SDK Documentation

Release 25.12.00



NXP  
Dec 18, 2025



# Table of contents

<b>1</b>	<b>Middleware</b>	<b>3</b>
1.1	Boot	3
1.1.1	MCUXpresso SDK : mcuxsdk-middleware-mcuboot_opensource	3
1.1.2	MCUboot	4
1.2	Connectivity	5
1.2.1	lwIP	5
1.3	File System	6
1.3.1	FatFs	6
1.4	Motor Control	8
1.4.1	FreeMASTER	8
1.5	MultiCore	46
1.5.1	Multicore SDK	46
1.6	Multimedia	144
1.6.1	VGLite Graphics Driver	144
1.6.2	Xtensa Audio Framework (XAF)	234
1.7	Wireless	248
1.7.1	NXP Wireless Framework and Stacks	248
<b>2</b>	<b>RTOS</b>	<b>295</b>
2.1	FreeRTOS	295
2.1.1	FreeRTOS kernel	295
2.1.2	FreeRTOS drivers	295
2.1.3	backoffalgorithm	295
2.1.4	corehttp	295
2.1.5	corejson	295
2.1.6	coremqtt	296
2.1.7	corepkcs11	296
2.1.8	freertos-plus-tcp	296



This documentation contains information specific to the twrmc56f8400 board.



# Chapter 1

## Middleware

### 1.1 Boot

#### 1.1.1 MCUXpresso SDK : mcuxsdk-middleware-mcuboot\_opensource

##### Overview

This repository is a fork of MCUboot (<https://github.com/mcu-tools/mcuboot>) for MCUXpresso SDK delivery and it contains the components officially provided in NXP MCUXpresso SDK. This repository is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository (mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

##### Documentation

Overall details can be reviewed here: [MCUXpresso SDK Online Documentation](#)

Visit [MCUboot - Documentation](#) to review details on the contents in this sub-repo.

##### Setup

Instructions on how to install the MCUXpresso SDK provided from GitHub via west manifest [Getting Started with SDK - Detailed Installation Instructions](#)

##### Contribution

Contributions are not currently accepted. If the intended contribution is not related to NXP specific code, consider contributing directly to the upstream MCUboot project. Once this MCUboot fork is synchronized with the upstream project, such contributions will end up here as well. If the intended contribution is a bugfix or improvement for NXP porting layer or for code added or modified by NXP, please open an issue or contact NXP support.

## NXP Fork

This fork of MCUboot contains specific modifications and enhancements for NXP MCUXpresso SDK integration.

See *changelog* for details.

### 1.1.2 MCUboot



This is MCUboot version 2.2.0

MCUboot is a secure bootloader for 32-bits microcontrollers. It defines a common infrastructure for the bootloader and the system flash layout on microcontroller systems, and provides a secure bootloader that enables easy software upgrade.

MCUboot is not dependent on any specific operating system and hardware and relies on hardware porting layers from the operating system it works with. Currently, MCUboot works with the following operating systems and SoCs:

- [Zephyr](#)
- [Apache Mynewt](#)
- [Apache NuttX](#)
- [RIOT](#)
- [Mbed OS](#)
- [Espressif](#)
- [Cypress/Infineon](#)

RIOT is supported only as a boot target. We will accept any new port contributed by the community once it is good enough.

### MCUboot How-tos

See the following pages for instructions on using MCUboot with different operating systems and SoCs:

- [Zephyr](#)
- [Apache Mynewt](#)
- [Apache NuttX](#)
- [RIOT](#)
- [Mbed OS](#)
- [Espressif](#)
- [Cypress/Infineon](#)

There are also instructions for the *Simulator*.



## Roadmap

The issues being planned and worked on are tracked using GitHub issues. To give your input, visit [MCUboot GitHub Issues](#).

## Source files

You can find additional documentation on the bootloader in the source files. For more information, use the following links:

- [boot/bootutil](#) - The core of the bootloader itself.
- [boot/boot\\_serial](#) - Support for serial upgrade within the bootloader itself.
- [boot/zephyr](#) - Port of the bootloader to Zephyr.
- [boot/mynewt](#) - Bootloader application for Apache Mynewt.
- [boot/nuttX](#) - Bootloader application and port of MCUboot interfaces for Apache NuttX.
- [boot/mbed](#) - Port of the bootloader to Mbed OS.
- [boot/espressif](#) - Bootloader application and MCUboot port for Espressif SoCs.
- [boot/cypress](#) - Bootloader application and MCUboot port for Cypress/Infineon SoCs.
- [imgtool](#) - A tool to securely sign firmware images for booting by MCUboot.
- [sim](#) - A bootloader simulator for testing and regression.

## Joining the project

Developers are welcome!

Use the following links to join or see more about the project:

- [Our developer mailing list](#)
- [Our Discord channel](#) [Get your invite](#)

## 1.2 Connectivity

### 1.2.1 lwIP

**This is the NXP fork of the [lwIP networking stack](#).**

- For details about changes and additions made by NXP, see CHANGELOG.
- For details about the NXP porting layer, see [The NXP lwIP Port](#).
- For usage and API of lwIP, use official documentation at <http://www.nongnu.org/lwip/>.

### The NXP lwIP Port

Below is description of possible settings of the port layer and an overview of a few helper functions.

The best place for redefinition of any mentioned macro is lwipopts.h.

The declaration of every mentioned function is in ethernetif.h. Please check the doxygen comments of those functions before.

**Link state** Physical link state (up/down) and its speed and duplex must be read out from PHY over MDIO bus. Especially link information is useful for lwIP stack so it can for example send DHCP discovery immediately when a link becomes up.

To simplify this port layer offers a function `ethernetif_probe_link()` which reads those data from PHY and forwards them into lwIP stack.

In almost all examples this function is called every `ETH_LINK_POLLING_INTERVAL_MS` (1500ms) by a function `probe_link_cyclic()`.

By setting `ETH_LINK_POLLING_INTERVAL_MS` to 0 polling will be disabled. On FreeRTOS, `probe_link_cyclic()` will be then called on an interrupt generated by PHY. GPIO port and pin for the interrupt line must be set in the `ethernetifConfig` struct passed to `ethernetif_init()`. On bare metal interrupts are not supported right now.

**Rx task** To improve the reaction time of the app, reception of packets is done in a dedicated task. The rx task stack size can be set by `ETH_RX_TASK_STACK_SIZE` macro, its priority by `ETH_RX_TASK_PRIO`.

If you want to save memory you can set reception to be done in an interrupt by setting `ETH_DO_RX_IN_SEPARATE_TASK` macro to 0.

**Disabling Rx interrupt when out of buffers** If `ETH_DISABLE_RX_INT_WHEN_OUT_OF_BUFFERS` is set to 1, then when the port gets out of Rx buffers, Rx enet interrupt will be disabled for a particular controller. Everytime Rx buffer is freed, Rx interrupt will be enabled.

This prevents your app from never getting out of Rx interrupt when the network is flooded with traffic.

`ETH_DISABLE_RX_INT_WHEN_OUT_OF_BUFFERS` is by default turned on, on FreeRTOS and off on bare metal.

**Limit the number of packets read out from the driver at once on bare metal.** You may define macro `ETH_MAX_RX_PKTS_AT_ONCE` to limit the number of received packets read out from the driver at once.

In case of heavy Rx traffic, lowering this number improves the realtime behaviour of an app. Increasing improves Rx throughput.

Setting it to value < 1 or not defining means “no limit”.

**Helper functions** If your application needs to wait for the link to become up you can use one of the following functions:

- `ethernetif_wait_linkup()` - Blocks until the link on the passed netif is not up.
- `ethernetif_wait_linkup_array()` - Blocks until the link on at least one netif from the passed list of netifs becomes up.

If your app needs to wait for the IPv4 address on a particular netif to become different than “ANY” address (255.255.255.255) function `ethernetif_wait_ipv4_valid()` does this.

## 1.3 File System

### 1.3.1 FatFs

## MCUXpresso SDK : mcuxsdk-middleware-fatfs

**Overview** This repository is for FatFs middleware delivery and it contains the components officially provided in NXP MCUXpresso SDK. This repository is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository (mcuxsdk-manifests) for the complete delivery of MCUXpresso SDK.

**Documentation** Overall details can be reviewed here: [MCUXpresso SDK Online Documentation](#)

Visit [FatFs - Documentation](#) to review details on the contents in this sub-repo.

**Setup** Instructions on how to install the MCUXpresso SDK provided from GitHub via west manifest [Getting Started with SDK - Detailed Installation Instructions](#)

**Contribution** Contributions are not currently accepted. Guidelines to contribute will be posted in the future.

**Repo Specific Content** This is MCUXpresso SDK fork of FatFs (FAT file system created by ChaN). Official documentation is available at <http://elm-chan.org/fsw/ff/>

MCUXpresso version is extending original content by following hardware specific porting layers:

- mmc\_disk
- nand\_disk
- ram\_disk
- sd\_disk
- sdspi\_disk
- usb\_disk

## Changelog FatFs

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](#)

### [R0.15\_rev0]

- Upgraded to version 0.15
- Applied patches from <http://elm-chan.org/fsw/ff/patches.html>

### [R0.14b\_rev1]

- Applied patches from <http://elm-chan.org/fsw/ff/patches.html>

### [R0.14b\_rev0]

- Upgraded to version 0.14b

#### [R0.14a\_rev0]

- Upgraded to version 0.14a
- Applied patch ff14a\_p1.diff and ff14a\_p2.diff

#### [R0.14\_rev0]

- Upgraded to version 0.14
- Applied patch ff14\_p1.diff and ff14\_p2.diff

#### [R0.13c\_rev0]

- Upgraded to version 0.13c
- Applied patches ff\_13c\_p1.diff, ff\_13c\_p2.diff, ff\_13c\_p3.diff and ff\_13c\_p4.diff.

#### [R0.13b\_rev0]

- Upgraded to version 0.13b

#### [R0.13a\_rev0]

- Upgraded to version 0.13a. Added patch ff\_13a\_p1.diff.

#### [R0.12c\_rev1]

- Add NAND disk support.

#### [R0.12c\_rev0]

- Upgraded to version 0.12c and applied patches ff\_12c\_p1.diff and ff\_12c\_p2.diff.

#### [R0.12b\_rev0]

- Upgraded to version 0.12b.

#### [R0.11a]

- Added glue functions for low-level drivers (SDHC, SDSPI, RAM, MMC). Modified diskio.c.
- Added RTOS wrappers to make FatFs thread safe. Modified syscall.c.
- Renamed ffconf.h to ffconf\_template.h. Each application should contain its own ffconf.h.
- Included ffconf.h into diskio.c to enable the selection of physical disk from ffconf.h by macro definition.
- Conditional compilation of physical disk interfaces in diskio.c.

## 1.4 Motor Control

### 1.4.1 FreeMASTER

*Communication Driver User Guide*

## Introduction

**What is FreeMASTER?** FreeMASTER is a PC-based application developed by NXP for NXP customers. It is a versatile tool usable as a real-time monitor, visualization tool, and a graphical control panel of embedded applications based on the NXP processing units.

This document describes the embedded-side software driver which implements an interface between the application and the host PC. The interface covers the following communication:

- **Serial** UART communication either over plain RS232 interface or more typically over a USB-to-Serial either external or built in a debugger probe.
- **USB** direct connection to target microcontroller
- **CAN bus**
- **TCP/IP network** wired or WiFi
- **Segger J-Link RTT**
- **JTAG** debug port communication
- ...and all of the above also using a **Zephyr** generic drivers.

The driver also supports so-called “packet-driven BDM” interface which enables a protocol-based communication over a debugging port. The BDM stands for Background Debugging Module and its physical implementation is different on each platform. Some platforms leverage a semi-standard JTAG interface, other platforms provide a custom implementation called BDM. Regardless of the name, this debugging interface enables non-intrusive access to the memory space while the target CPU is running. For basic memory read and write operations, there is no communication driver required on the target when communicating with the host PC. Use this driver to get more advanced FreeMASTER protocol features over the BDM interface. The driver must be configured for the packet-driven BDM mode, in which the host PC uses the debugging interface to write serial command frames directly to the target memory buffer. The same method is then used to read response frames from that memory buffer.

Similar to “packet-driven BDM”, the FreeMASTER also supports a communication over [J-Link RTT](<https://www.segger.com/products/debug-probes/j-link/technology/about-real-time-transfer/>) interface defined by SEGGER Microcontroller GmbH for ARM CortexM-based microcontrollers. This method also uses JTAG physical interface and enables high-speed real time communication to run over the same channel as used for application debugging.

**Driver version 3** This document describes version 3 of the FreeMASTER Communication Driver. This version features the implementation of the new Serial Protocol, which significantly extends the features and security of its predecessor. The new protocol internal number is v4 and its specification is available in the documentation accompanying the driver code.

Driver V3 is deployed to modern 32-bit MCU platforms first, so the portfolio of supported platforms is smaller than for the previous V2 versions. It is recommended to keep using the V2 driver for legacy platforms, such as S08, S12, ColdFire, or Power Architecture. Reach out to [FreeMASTER community](#) or to the local NXP representative with requests for more information or to port the V3 driver to legacy MCU devices.

Thanks to a layered approach, the new driver simplifies the porting of the driver to new UART, CAN or networking communication interfaces significantly. Users are encouraged to port the driver to more NXP MCU platforms and contribute the code back to NXP for integration into future releases. Existing code and low-level driver layers may be used as an example when porting to new targets.

**Note:** Using the FreeMASTER tool and FreeMASTER Communication Driver is only allowed in systems based on NXP microcontroller or microprocessor unit. Use with non-NXP MCU platforms is **not permitted** by the license terms.

**Target platforms** The driver implementation uses the following abstraction mechanisms which simplify driver porting and supporting new communication modules:

- **General CPU Platform** (see source code in the `src/platforms` directory). The code in this layer is only specific to native data type sizes and CPU architectures (for example; alignment-aware memory copy routines). This driver version brings two generic implementations of 32-bit platforms supporting both little-endian and big-endian architectures. There are also implementations customized for the 56F800E family of digital signal controllers and S12Z MCUs. **Zephyr** is treated as a specific CPU platform as it brings unified user configuration (Kconfig) and generic hardware device drivers. With Zephyr, the transport layer and low-level communication layers described below are configured automatically using Kconfig and Device Tree technologies.
- **Transport Communication Layer** - The Serial, CAN, Networking, PD-BDM, and other methods of transport logic are implemented as a driver layer called `FMSTR_TRANSPORT` with a uniform API. A support of the Network transport also extends single-client modes of operation which are native for Serial, USB and CAN by a concept of multiple client sessions.
- **Low-level Communication Driver** - Each type of transport further defines a low-level API used to access the physical communication module. For example, the Serial transport defines a character-oriented API implemented by different serial communication modules like UART, LPUART, USART, and also USB-CDC. Similarly, the CAN transport defines a message-oriented API implemented by the FlexCAN or MCAN modules. Moreover, there are multiple different implementations for the same kind of communication peripherals. The difference between the implementation is in the way the low-level hardware registers are accessed. The `mcuxsdk` folder contains implementations which use MCUXpresso SDK drivers. These drivers should be used in applications based on the NXP MCUXpresso SDK. The “ampsdk” drivers target automotive-specific MCUs and their respective SDKs. The “dreg” implementations use a plain C-language access to hardware register addresses which makes it a universal and the most portable solution. In this case, users are encouraged to add more drivers for other communication modules or other respective SDKs and contribute the code back to NXP for integration.

The low-level drivers defined for the Networking transport enable datagram-oriented UDP and stream TCP communication. This implementation is demonstrated using the lwIP software stack but shall be portable to other TCP/IP stacks. It may sound surprisingly, but also the Segger J-Link RTT communication driver is linked to the Networking transport (RTT is stream oriented communication handled similarly to TCP).

**Replacing existing drivers** For all supported platforms, the driver described in this document replaces the V2 implementation and also older driver implementations that were available separately for individual platforms (PC Master SCI drivers).

**Clocks, pins, and peripheral initialization** The FreeMASTER communication driver is only responsible for runtime processing of the communication and must be integrated with an user application code to function properly. The user application code is responsible for general initialization of clock sources, pin multiplexers, and peripheral registers related to the communication speed. Such initialization should be done before calling the `FMSTR_Init` function.

It is recommended to develop the user application using one of the Software Development Kits (SDKs) available from third parties or directly from NXP, such as MCUXpresso SDK, MCUXpresso IDE, and related tools. This approach simplifies the general configuration process significantly.

**MCUXpresso SDK** The MCUXpresso SDK is a software package provided by NXP which contains the device initialization code, linker files, and software drivers with example applications for the NXP family of MCUs. The MCUXpresso Config Tools may be used to generate the clock-setup and pin-multiplexer setup code suitable for the selected processor.

The MCUXpresso SDK also contains this FreeMASTER communication driver as a “middleware” component which may be downloaded along with the example applications from <https://mcuxpresso.nxp.com/en/welcome>.

**MCUXpresso SDK on GitHub** The FreeMASTER communication driver is also released as one of the middleware components of the MCUXpresso SDK on the GitHub. This release enables direct integration of the FreeMASTER source code Git repository into a target applications including Zephyr applications.

Related links:

- [The official FreeMASTER middleware repository.](#)
- [Online version of this document](#)

**FreeMASTER in Zephyr** The FreeMASTER middleware repository can be used with MCUXpresso SDK as well as a Zephyr module. Zephyr-specific samples which include examples of Kconfig and Device Tree configurations for Serial, USB and Network communications are available in separate repository. West manifest in this sample repository fetches the full Zephyr package including the FreeMASTER middleware repository used as a Zephyr module.

## Example applications

**MCUX SDK Example applications** There are several example applications available for each supported MCU platform.

- **fmstr\_uart** demonstrates a plain serial transmission, typically connecting to a computer’s physical or virtual COM port. The typical transmission speed is 115200 bps.
- **fmstr\_can** demonstrates CAN bus communication. This requires a suitable CAN interface connected to the computer and interconnected with the target MCU using a properly terminated CAN bus. The typical transmission speed is 500 kbps. A FreeMASTER-over-CAN communication plug-in must be used.
- **fmstr\_usb\_cdc** uses an on-chip USB controller to implement a CDC communication class. It is connected directly to a computer’s USB port and creates a virtual COM port device. The typical transmission speed is above 1 Mbps.
- **fmstr\_net** demonstrates the Network communication over UDP or TCP protocol. Existing examples use lwIP stack to implement the communication, but in general, it shall be possible to use any other TCP/IP stack to achieve the same functionality.
- **fmstr\_wifi** is the fmstr\_net application modified to use a WiFi network interface instead of a wired Ethernet connection.
- **fmstr\_rtt** demonstrates the communication over SEGGER J-Link RTT interface. Both fmstr\_net and fmstr\_rtt examples require the FreeMASTER TCP/UDP communication plug-in to be used on the PC host side.
- **fmstr\_eonce** uses the real-time data unit on the JTAG EOnCE module of the 56F800E family to implement pseudo-serial communication over the JTAG port. The typical transmission speed is around 10 kbps. This communication requires FreeMASTER JTAG/EOnCE communication plug-in.
- **fmstr\_pdbdm** uses JTAG or BDM debugging interface to access the target RAM directly while the CPU is running. Note that such approach can be used with any MCU application, even without any special driver code. The computer reads from and writes into the RAM directly without CPU intervention. The Packet-Driven BDM (PD-BDM) communication uses the same memory access to exchange command and response frames. With PD-BDM,



the FreeMASTER tool is able to go beyond basic memory read/write operations and accesses also advanced features like Recorder, TSA, or Pipes. The typical transmission speed is around 10 kbps. A PD-BDM communication plug-in must be used in FreeMASTER and configured properly for the selected debugging interface. Note that this communication cannot be used while a debugging interface is used by a debugger session.

- **fmstr\_any** is a special example application which demonstrates how the NXP MCUXpresso Config Tools can be used to configure pins, clocks, peripherals, interrupts, and even the FreeMASTER “middleware” driver features in a graphical and user friendly way. The user can switch between the Serial, CAN, and other ways of communication and generate the required initialization code automatically.

**Zephyr sample applications** Zephyr sample applications demonstrate Kconfig and Device Tree configuration which configure the FreeMASTER middleware module for a selected communication option (Serial, CAN, Network or RTT).

Refer to *readme.md* files in each sample directory for description of configuration options required to implement FreeMASTER connectivity.

## Description

This section shows how to add the FreeMASTER Communication Driver into application and how to configure the connection to the FreeMASTER visualization tool.

**Features** The FreeMASTER driver implements the FreeMASTER protocol V4 and provides the following features which may be accessed using the FreeMASTER visualization tool:

- Read/write access to any memory location on the target.
- Optional password protection of the read, read/write, and read/write/flash access levels.
- Atomic bit manipulation on the target memory (bit-wise write access).
- Optimal size-aligned access to memory which is also suitable to access the peripheral register space.
- Oscilloscope access—real-time access to target variables. The sample rate may be limited by the communication speed.
- Recorder— access to the fast transient recorder running on the board as a part of the FreeMASTER driver. The sample rate is only limited by the MCU CPU speed. The length of the data recorded depends on the amount of available memory.
- Multiple instances of Oscilloscopes and Recorders without the limitation of maximum number of variables.
- Application commands—high-level message delivery from the PC to the application.
- TSA tables—describing the data types, variables, files, or hyperlinks exported by the target application. The TSA newly supports also non-memory mapped resources like external EEPROM or SD Card files.
- Pipes—enabling the buffered stream-oriented data exchange for a general-purpose terminal-like communication, diagnostic data streaming, or other data exchange.

The FreeMASTER driver features:

- Full FreeMASTER protocol V4 implementation with a new V4 style of CRC used.
- Layered approach supporting Serial, CAN, Network, PD-BDM, and other transports.
- Layered low-level Serial transport driver architecture enabling to select UART, LPUART, USART, and other physical implementations of serial interfaces, including USB-CDC.



- Layered low-level CAN transport driver architecture enabling to select FlexCAN, msCAN, MCAN, and other physical implementations of the CAN interface.
- Layered low-level Networking transport enabling to select TCP, UDP or J-Link RTT communication.
- TSA support to write-protect memory regions or individual variables and to deny the access to the unsafe memory.
- The pipe callback handlers are invoked whenever new data is available for reading from the pipe.
- Two Serial Single-Wire modes of operation are enabled. The “external” mode has the RX and TX shorted on-board. The “true” single-wire mode interconnects internally when the MCU or UART modules support it.

The following sections briefly describe all FreeMASTER features implemented by the driver. See the PC-based FreeMASTER User Manual for more details on how to use the features to monitor, tune, or control an embedded application.

**Board Detection** The FreeMASTER protocol V4 defines the standard set of configuration values which the host PC tool reads to identify the target and to access other target resources properly. The configuration includes the following parameters:

- Version of the driver and the version of the protocol implemented.
- MTU as the Maximum size of the Transmission Unit (for example; communication buffer size).
- Application name, description, and version strings.
- Application build date and time as a string.
- Target processor byte ordering (little/big endian).
- Protection level that requires password authentication.
- Number of the Recorder and Oscilloscope instances.
- RAM Base Address for optimized memory access commands.

**Memory Read** This basic feature enables the host PC to read any data memory location by specifying the address and size of the required memory area. The device response frame must be shorter than the MTU to fit into the outgoing communication buffer. To read a device memory of any size, the host uses the information retrieved during the Board Detection and splits the large-block request to multiple partial requests.

The driver uses size-aligned operations to read the target memory (for example; uses proper read-word instruction when an address is aligned to 4 bytes).

**Memory Write** Similarly to the Memory Read operation, the Memory Write feature enables to write to any RAM memory location on the target device. A single write command frame must be shorter than the MTU to fit into the target communication buffer. Larger requests must be split into smaller ones.

The driver uses size-aligned operations to write to the target memory (for example; uses proper write-word instruction when an address is aligned to 4 bytes).

**Masked Memory Write** To implement the write access to a single bit or a group of bits of target variables, the Masked Memory Write feature is available in the FreeMASTER protocol and it is supported by the driver using the Read-Modify-Write approach.

Be careful when writing to bit fields of volatile variables that are also modified in an application interrupt. The interrupt may be serviced in the middle of a read-modify-write operation and it may cause data corruption.

**Oscilloscope** The protocol and driver enables any number of variables to be read at once with a single request from the host. This feature is called Oscilloscope and the FreeMASTER tool uses it to display a real-time graph of variable values.

The driver can be configured to support any number of Oscilloscope instances and enable simultaneously running graphs to be displayed on the host computer screen.

**Recorder** The protocol enables the host to select target variables whose values are then periodically recorded into a dedicated on-board memory buffer. After such data sampling stops (either on a host request or by evaluating a threshold-crossing condition), the data buffer is downloaded to the host and displayed as a graph. The data sampling rate is not limited by the speed of the communication line, so it enables displaying the variable transitions in a very high resolution.

The driver can be configured to support multiple Recorder instances and enable multiple recorder graphs to be displayed on the host screen. Having multiple recorders also enables setting the recording point differently for each instance. For example; one instance may be recording data in a general timer interrupt while another instance may record at a specific control algorithm time in the PWM interrupt.

**TSA** With the TSA feature, data types and variables can be described directly in the application source code. Such information is later provided to the FreeMASTER tool which may use it instead of reading symbol data from the application ELF executable file.

The information is encoded as so-called TSA tables which become direct part of the application code. The TSA tables contain descriptors of variables that shall be visible to the host tool. The descriptors can describe the memory areas by specifying the address and size of the memory block or more conveniently using the C variable names directly. Different set of TSA descriptors can be used to encode information about the structure types, unions, enumerations, or arrays.

The driver also supports special types of TSA table entries to describe user resources like external EEPROM and SD Card files, memory-mapped files, virtual directories, web URL hyperlinks, and constant enumerations.

**TSA Safety** When the TSA is enabled in the application, the TSA Safety can be enabled and validate the memory accesses directly by the embedded-side driver. When the TSA Safety is turned on, any memory request received from the host is validated and accepted only if it belongs to a TSA-described object. The TSA entries can be declared as Read-Write or Read-Only so that the driver can actively deny the write access to the Read-Only objects.

**Application commands** The Application Commands are high-level messages that can be delivered from the PC Host to the embedded application for further processing. The embedded application can either poll the status, or be called back when a new Application Command arrives to be processed. After the embedded application acknowledges that the command is handled, the host receives the Result Code and reads the other return data from memory. Both the Application Commands and the Result Codes are specific to a given application and it is user's responsibility to define them. The FreeMASTER protocol and the FreeMASTER driver only implement the delivery channel and a set of API calls to enable the Application Command processing in general.

**Pipes** The Pipes enable buffered and stream-oriented data exchange between the PC Host and the target application. Any pipe can be written to and read from at both ends (either on the PC or the MCU). The data transmission is acknowledged using the special FreeMASTER protocol commands. It is guaranteed that the data bytes are delivered from the writer to the reader in a proper order and without losses.

**Serial single-wire operation** The MCU Serial Communication Driver natively supports normal dual-wire operation. Because the protocol is half-duplex only, the driver can also operate in two single-wire modes:

- “External” single-wire operation where the Receiver and Transmitter pins are shorted on the board. This mode is supported by default in the MCU driver because the Receiver and Transmitter units are enabled or disabled whenever needed. It is also easy to extend this operation for the RS485 communication.
- “True” single-wire mode which uses only a single pin and the direction switching is made by the UART module. This mode of operation must be enabled by defining the FMSTR\_SERIAL\_SINGLEWIRE configuration option.

**Multi-session support** With networking interface it is possible for multiple clients to access the target MCU simultaneously. Reading and writing of target memory is processed atomically so there is no risk of data corruption. The state-full resources such as Recorders or Oscilloscopes are locked to a client session upon first use and access is denied to other clients until lock is released..

## Zephyr-specific

**Dedicated communication task** FreeMASTER communication may run isolated in a dedicated task. The task automates the FMSTR\_Init and FMSTR\_Poll calls together with periodic activities enabling the FreeMASTER UI to fetch information about tasks and CPU utilization. The task can be started automatically or manually, and it must be assigned a priority to be able to react on interrupts and other communication events. Refer to Zephyr FreeMASTER sample applications which all use this communication task.

**Zephyr shell and logging over FreeMASTER pipe** FreeMASTER implements a shell backend which may use FreeMASTER pipe as a I/O terminal and logging output. Refer to Zephyr FreeMASTER sample applications which all use this feature.

**Automatic TSA tables** TSA tables can be declared as “automatic” in Zephyr which make them automatically registered in the table list. This may be very useful when there are many TSA tables or when the tables are defined in different (often unrelated) libraries linked together. In this case user does not need to build a list of all tables manually.

**Driver files** The driver source files can be found in a top-level src folder, further divided into the sub-folders:

- **src/platforms** platform-specific folder—one folder exists for each supported processor platform (for example; 32-bit Little Endian platform). Each such folder contains a platform header file with data types and a code which implements the potentially platform-specific operations, such as aligned memory access.
- **src/common** folder—contains the common driver source files shared by the driver for all supported platforms. All the .c files must be added to the project, compiled, and linked together with the application.

- *freemaster.h* - master driver header file, which declares the common data types, macros, and prototypes of the FreeMASTER driver API functions.
- *freemaster\_cfg.h.example* - this file can serve as an example of the FreeMASTER driver configuration file. Save this file into a project source code folder and rename it to *freemaster\_cfg.h*. The FreeMASTER driver code includes this file to get the project-specific configuration options and to optimize the compilation of the driver.
- *freemaster\_defcfg.h* - defines the default values for each FreeMASTER configuration option if the option is not set in the *freemaster\_cfg.h* file.
- *freemaster\_protocol.h* - defines the FreeMASTER protocol constants used internally by the driver.
- *freemaster\_protocol.c* - implements the FreeMASTER protocol decoder and handles the basic Get Configuration Value, Memory Read, and Memory Write commands.
- *freemaster\_rec.c* - handles the Recorder-specific commands and implements the Recorder sampling and triggering routines. When the Recorder is disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.
- *freemaster\_scope.c* - handles the Oscilloscope-specific commands. If the Oscilloscope is disabled by the FreeMASTER driver configuration file, this file compiles as void.
- *freemaster\_pipes.c* - implements the Pipes functionality when the Pipes feature is enabled.
- *freemaster\_appcmd.c* - handles the communication commands used to deliver and execute the Application Commands within the context of the embedded application. When the Application Commands are disabled by the FreeMASTER driver configuration file, this file only compiles to empty API functions.
- *freemaster\_tsa.c* - handles the commands specific to the TSA feature. This feature enables the FreeMASTER host tool to obtain the TSA memory descriptors declared in the embedded application. If the TSA is disabled by the FreeMASTER driver configuration file, this file compiles as void.
- *freemaster\_tsa.h* - contains the declaration of the macros used to define the TSA memory descriptors. This file is indirectly included into the user application code (via *freemaster.h*).
- *freemaster\_sha.c* - implements the SHA-1 hash code used in the password authentication algorithm.
- *freemaster\_private.h* - contains the declarations of functions and data types used internally in the driver. It also contains the C pre-processor statements to perform the compile-time verification of the user configuration provided in the *freemaster\_cfg.h* file.
- *freemaster\_serial.c* - implements the serial protocol logic including the CRC, FIFO queuing, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a character-oriented API exported by the specific low-level driver.
- *freemaster\_serial.h* - defines the low-level character-oriented Serial API.
- *freemaster\_can.c* - implements the CAN protocol logic including the CAN message preparation, signalling using the first data byte in the CAN frame, and other communication-related operations. This code calls the functions of the low-level communication driver indirectly via a message-oriented API exported by the specific low-level driver.
- *freemaster\_can.h* - defines the low-level message-oriented CAN API.
- *freemaster\_net.c* - implements the Network protocol transport logic including multiple session management code.

- *freemaster\_net.h* - definitions related to the Network transport.
- *freemaster\_pdbdm.c* - implements the packet-driven BDM communication buffer and other communication-related operations.
- *freemaster\_utils.c* - aligned memory copy routines, circular buffer management and other utility functions
- *freemaster\_utils.h* - definitions related to utility code.
- **src/drivers/[sdk]/serial** - contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_serial\_XXX.c* and *.h* - implement low-level access to the communication peripheral registers. Different files exist for the UART, LPUART, USART, and other kinds of Serial communication modules.
- **src/drivers/[sdk]/can** - contains the code related to the serial communication implemented using one of the supported SDK frameworks.
  - *freemaster\_XXX.c* and *.h* - implement low-level access to the communication peripheral registers. Different files exist for the FlexCAN, msCAN, MCAN, and other kinds of CAN communication modules.
- **src/drivers/[sdk]/network** - contains low-level code adapting the FreeMASTER Network transport to an underlying TCP/IP or RTT stack.
  - *freemaster\_net\_lwip\_tcp.c* and *\_udp.c* - default networking implementation of TCP and UDP transports using lwIP stack.
  - *freemaster\_net\_segger\_rtt.c* - implementation of network transport using Segger J-Link RTT interface

**Driver configuration** The driver is configured using a single header file (*freemaster\_cfg.h*). Create this file and save it together with other project source files before compiling the driver code. All FreeMASTER driver source files include the *freemaster\_cfg.h* file and use the macros defined here for the conditional and parameterized compilation. The C compiler must locate the configuration file when compiling the driver files. Typically, it can be achieved by putting this file into a folder where the other project-specific included files are stored.

As a starting point to create the configuration file, get the *freemaster\_cfg.h.example* file, rename it to *freemaster\_cfg.h*, and save it into the project area.

**Note:** It is NOT recommended to leave the *freemaster\_cfg.h* file in the FreeMASTER driver source code folder. The configuration file must be placed at a project-specific location, so that it does not affect the other applications that use the same driver.

**Configurable items** This section describes the configuration options which can be defined in *freemaster\_cfg.h*.

### Interrupt modes

```
#define FMSTR_LONG_INTR   [0|1]
#define FMSTR_SHORT_INTR  [0|1]
#define FMSTR_POLL_DRIVEN [0|1]
```

**Value Type** boolean (0 or 1)

**Description** Exactly one of the three macros must be defined to non-zero. The others must be defined to zero or left undefined. The non-zero-defined constant selects the interrupt mode of the driver. See [Driver interrupt modes](#).

- FMSTR\_LONG\_INTR — long interrupt mode
- FMSTR\_SHORT\_INTR — short interrupt mode
- FMSTR\_POLL\_DRIVEN — poll-driven mode

**Note:** Some options may not be supported by all communication interfaces. For example, the FMSTR\_SHORT\_INTR option is not supported by the USB\_CDC interface.

### Protocol transport

```
#define FMSTR_TRANSPORT [identifier]
```

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER source code. Specify one of existing instances to make use of the protocol transport.

**Description** Use one of the pre-defined constants, as implemented by the FreeMASTER code. The current driver supports the following transports:

- FMSTR\_SERIAL - serial communication protocol
- FMSTR\_CAN - using CAN communication
- FMSTR\_PDBDM - using packet-driven BDM communication
- FMSTR\_NET - network communication using TCP or UDP protocol

**Serial transport** This section describes configuration parameters used when serial transport is used:

```
#define FMSTR_TRANSPORT FMSTR_SERIAL
```

**FMSTR\_SERIAL\_DRV** Select what low-level driver interface will be used when implementing the Serial communication.

```
#define FMSTR_SERIAL_DRV [identifier]
```

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing serial driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see [/drivers/mcuxsdk/serial](#) implementation):

- FMSTR\_SERIAL\_MCUX\_UART - UART driver
- FMSTR\_SERIAL\_MCUX\_LPUART - LPUART driver
- FMSTR\_SERIAL\_MCUX\_USART - USART driver
- FMSTR\_SERIAL\_MCUX\_MINIUSART - miniUSART driver
- FMSTR\_SERIAL\_MCUX\_QSCI - QSCI driver
- FMSTR\_SERIAL\_MCUX\_USB - USB/CDC class driver (also see code in the [/support/mcuxsdk\\_usb](#) folder)

- **FMSTR\_SERIAL\_56F800E\_EONCE** - DSC JTAG EOnCE driver

Other SDKs or BSPs may define custom low-level driver interface structure which may be used as FMSTR\_SERIAL\_DRV. For example:

- **FMSTR\_SERIAL\_DREG\_UART** - demonstrates the low-level interface implemented without the MCUXpresso SDK and using direct access to peripheral registers.

### FMSTR\_SERIAL\_BASE

```
#define FMSTR_SERIAL_BASE [address|symbol]
```

**Value Type** Optional address value (numeric or symbolic)

**Description** Specify the base address of the UART, LPUART, USART, or other serial peripheral module to be used for the communication. This value is not defined by default. User application should call FMSTR\_SetSerialBaseAddress() to select the peripheral module.

### FMSTR\_COMM\_BUFFER\_SIZE

```
#define FMSTR_COMM_BUFFER_SIZE [number]
```

**Value Type** 0 or a value in range 32...255

**Description** Specify the size of the communication buffer to be allocated by the driver. Default value, which suits all driver features, is used when this option is defined as 0.

### FMSTR\_COMM\_QUEUE\_SIZE

```
#define FMSTR_COMM_QUEUE_SIZE [number]
```

**Value Type** Value in range 0...255

**Description** Specify the size of the FIFO receiver queue used to quickly receive and store characters in the FMSTR\_SHORT\_INTR interrupt mode. The default value is 32 B.

### FMSTR\_SERIAL\_SINGLEWIRE

```
#define FMSTR_SERIAL_SINGLEWIRE [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Set to non-zero to enable the “True” single-wire mode which uses a single MCU pin to communicate. The low-level driver enables the pin direction switching when the MCU peripheral supports it.



**CAN Bus transport** This section describes configuration parameters used when CAN transport is used:

```
#define FMSTR_TRANSPORT FMSTR_CAN
```

**FMSTR\_CAN\_DRV** Select what low-level driver interface will be used when implementing the CAN communication.

```
#define FMSTR_CAN_DRV [identifier]
```

**Value Type** Driver identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing CAN driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see */drivers/mcuxsdk/can implementation*):

- **FMSTR\_CAN\_MCUX\_FLEXCAN** - FlexCAN driver
- **FMSTR\_CAN\_MCUX\_MCAN** - MCAN driver
- **FMSTR\_CAN\_MCUX\_MSCAN** - msCAN driver
- **FMSTR\_CAN\_MCUX\_DSCFLEXCAN** - DSC FlexCAN driver
- **FMSTR\_CAN\_MCUX\_DSCMSCAN** - DSC msCAN driver

Other SDKs or BSPs may define the custom low-level driver interface structure which may be used as FMSTR\_CAN\_DRV.

#### **FMSTR\_CAN\_BASE**

```
#define FMSTR_CAN_BASE [address|symbol]
```

**Value Type** Optional address value (numeric or symbolic)

**Description** Specify the base address of the FlexCAN, msCAN, or other CAN peripheral module to be used for the communication. This value is not defined by default. User application should call FMSTR\_SetCanBaseAddress() to select the peripheral module.

#### **FMSTR\_CAN\_CMDID**

```
#define FMSTR_CAN_CMDID [number]
```

**Value Type** CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for FreeMASTER commands (direction from PC Host tool to target application). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Default value is 0x7AA.

#### **FMSTR\_CAN\_RSPID**

```
#define FMSTR_CAN_RSPID [number]
```



**Value Type** CAN identifier (11-bit or 29-bit number)

**Description** CAN message identifier used for responding messages (direction from target application to PC Host tool). When declaring 29-bit identifier, combine the numeric value with FMSTR\_CAN\_EXTID bit. Note that both *CMDID* and *RSPID* values may be the same. Default value is 0x7AA.

#### FMSTR\_FLEXCAN\_TXMB

```
#define FMSTR_FLEXCAN_TXMB [number]
```

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame transmission. Default value is 0.

#### FMSTR\_FLEXCAN\_RXMB

```
#define FMSTR_FLEXCAN_RXMB [number]
```

**Value Type** Number in range of 0..N where N is number of CAN message-buffers supported by HW module.

**Description** Only used when the FlexCAN low-level driver is used. Define the FlexCAN message buffer for CAN frame reception. Note that the FreeMASTER driver may also operate with a common message buffer used by both TX and RX directions. Default value is 1.

**Network transport** This section describes configuration parameters used when Network transport is used:

```
#define FMSTR_TRANSPORT FMSTR_NET
```

**FMSTR\_NET\_DRV** Select network interface implementation.

```
#define FMSTR_NET_DRV [identifier]
```

**Value Type** Identifiers are structure instance names defined in FreeMASTER drivers code. Specify one of existing NET driver instances.

**Description** When using MCUXpresso SDK, use one of the following constants (see */drivers/mcuxsdk/network implementation*):

- **FMSTR\_NET\_LWIP\_TCP** - TCP communication using lwIP stack
- **FMSTR\_NET\_LWIP\_UDP** - UDP communication using lwIP stack
- **FMSTR\_NET\_SEGGER\_RTT** - Communication using SEGGER J-Link RTT interface

Other SDKs or BSPs may define the custom networking interface which may be used as FMSTR\_CAN\_DRV.

Add another row below:

### FMSTR\_NET\_PORT

```
#define FMSTR_NET_PORT [number]
```

**Value Type** TCP or UDP port number (short integer)

**Description** Specifies the server port number used by TCP or UDP protocols.

### FMSTR\_NET\_BLOCKING\_TIMEOUT

```
#define FMSTR_NET_BLOCKING_TIMEOUT [number]
```

**Value Type** Timeout as number of milliseconds

**Description** This value specifies a timeout in milliseconds for which the network socket operations may block the execution inside *FMSTR\_Poll*. This may be set high (e.g. 250) when a dedicated RTOS task is used to handle FreeMASTER protocol polling. Set to a lower value when the polling task is also responsible for other operations. Set to 0 to attempt to use non-blocking socket operations.

### FMSTR\_NET\_AUTODISCOVERY

```
#define FMSTR_NET_AUTODISCOVERY [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** This option enables the FreeMASTER driver to use a separate UDP socket to broadcast auto-discovery messages to network. This helps the FreeMASTER tool to discover the target device address, port and protocol options.

### Debugging options

#### FMSTR\_DISABLE

```
#define FMSTR_DISABLE [0|1]
```

**Value Type** boolean (0 or 1)

**Description** Define as non-zero to disable all FreeMASTER features, exclude the driver code from build, and compile all its API functions empty. This may be useful to remove FreeMASTER without modifying any application source code. Default value is 0 (false).

**FMSTR\_DEBUG\_TX**

```
#define FMSTR_DEBUG_TX [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Define as non-zero to enable the driver to periodically transmit test frames out on the selected communication interface (SCI or CAN). With the debug transmission enabled, it is simpler to detect problems in the baudrate or other communication configuration settings.

The test frames are transmitted until the first valid command frame is received from the PC Host tool. The test frame is a valid error status frame, as defined by the protocol format. On the serial line, the test frame consists of three printable characters (+©W) which are easy to capture using the serial terminal tools.

This feature requires the FMSTR\_Poll() function to be called periodically. Default value is 0 (false).

**FMSTR\_APPLICATION\_STR**

```
#define FMSTR_APPLICATION_STR
```

**Value Type** String.

**Description** Name of the application visible in FreeMASTER host application.

**Memory access****FMSTR\_USE\_READMEM**

```
#define FMSTR_USE_READMEM [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Read command and enable FreeMASTER to have read access to memory and variables. The access can be further restricted by using a TSA feature.

Default value is 1 (true).

**FMSTR\_USE\_WRITEMEM**

```
#define FMSTR_USE_WRITEMEM [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Define as non-zero to implement the Memory Write command.

The default value is 1 (true).

**Oscilloscope options**

**FMSTR\_USE\_SCOPE**

```
#define FMSTR_USE_SCOPE [number]
```

**Value Type** Integer number.

**Description** Number of Oscilloscope instances to be supported. Set to 0 to disable the Oscilloscope feature.  
Default value is 0.

**FMSTR\_MAX\_SCOPE\_VARS**

```
#define FMSTR_MAX_SCOPE_VARS [number]
```

**Value Type** Integer number larger than 2.

**Description** Number of variables to be supported by each Oscilloscope instance.  
Default value is 8.

**Recorder options****FMSTR\_USE\_RECORDER**

```
#define FMSTR_USE_RECORDER [number]
```

**Value Type** Integer number.

**Description** Number of Recorder instances to be supported. Set to 0 to disable the Recorder feature.  
Default value is 0.

**FMSTR\_REC\_BUFF\_SIZE**

```
#define FMSTR_REC_BUFF_SIZE [number]
```

**Value Type** Integer number larger than 2.

**Description** Defines the size of the memory buffer used by the Recorder instance #0.  
Default: not defined, user shall call 'FMSTR\_RecorderCreate()' API function to specify this parameter in run time.

**FMSTR\_REC\_TIMEBASE**

```
#define FMSTR_REC_TIMEBASE [time specification]
```

**Value Type** Number (nanoseconds time).

**Description** Defines the base sampling rate in nanoseconds (sampling speed) Recorder instance #0.

Use one of the following macros:

- FMSTR\_REC\_BASE\_SECONDS(x)
- FMSTR\_REC\_BASE\_MILLISEC(x)
- FMSTR\_REC\_BASE\_MICROSEC(x)
- FMSTR\_REC\_BASE\_NANOSEC(x)

Default: not defined, user shall call 'FMSTR\_RecorderCreate()' API function to specify this parameter in run time.

#### FMSTR\_REC\_FLOAT\_TRIG

```
#define FMSTR_REC_FLOAT_TRIG [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Define as non-zero to implement the floating-point triggering. Be aware that floating-point triggering may grow the code size by linking the floating-point standard library.

Default value is 0 (false).

### Application Commands options

#### FMSTR\_USE\_APPCMD

```
#define FMSTR_USE_APPCMD [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Define as non-zero to implement the Application Commands feature. Default value is 0 (false).

#### FMSTR\_APPCMD\_BUFF\_SIZE

```
#define FMSTR_APPCMD_BUFF_SIZE [size]
```

**Value Type** Numeric buffer size in range 1..255

**Description** The size of the Application Command data buffer allocated by the driver. The buffer stores the (optional) parameters of the Application Command which waits to be processed.

#### FMSTR\_MAX\_APPCMD\_CALLS

```
#define FMSTR_MAX_APPCMD_CALLS [number]
```

**Value Type** Number in range 0..255

**Description** The number of different Application Commands that can be assigned a callback handler function using `FMSTR_RegisterAppCmdCall()`. Default value is 0.

### TSA options

#### FMSTR\_USE\_TSA

```
#define FMSTR_USE_TSA [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Enable the FreeMASTER TSA feature to be used. With this option enabled, the TSA tables defined in the applications are made available to the FreeMASTER host tool. Default value is 0 (false).

#### FMSTR\_USE\_TSA\_SAFETY

```
#define FMSTR_USE_TSA_SAFETY [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Enable the memory access validation in the FreeMASTER driver. With this option, the host tool is not able to access the memory which is not described by at least one TSA descriptor. Also a write access is denied for objects defined as read-only in TSA tables. Default value is 0 (false).

#### FMSTR\_USE\_TSA\_INROM

```
#define FMSTR_USE_TSA_INROM [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Declare all TSA descriptors as *const*, which enables the linker to put the data into the flash memory. The actual result depends on linker settings or the linker commands used in the project. Default value is 0 (false).

#### FMSTR\_USE\_TSA\_DYNAMIC

```
#define FMSTR_USE_TSA_DYNAMIC [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Enable runtime-defined TSA entries to be added to the TSA table by the `FMSTR_SetUpTsaBuff()` and `FMSTR_TsaAddVar()` functions. Default value is 0 (false).

## Pipes options

### FMSTR\_USE\_PIPES

```
#define FMSTR_USE_PIPES [0|1]
```

**Value Type** Boolean 0 or 1.

**Description** Enable the FreeMASTER Pipes feature to be used.  
Default value is 0 (false).

### FMSTR\_MAX\_PIPES\_COUNT

```
#define FMSTR_MAX_PIPES_COUNT [number]
```

**Value Type** Number in range 1..63.

**Description** The number of simultaneous pipe connections to support.  
The default value is 1.

**Driver interrupt modes** To implement the communication, the FreeMASTER driver handles the Serial or CAN module's receive and transmit requests. Use the *freemaster\_cfg.h* configuration file to select whether the driver processes the communication automatically in the interrupt service routine handler or if it only polls the status of the module (typically during the application idle time).

This section describes each of the interrupt mode in more details.

**Completely Interrupt-Driven operation** Activated using:

```
#define FMSTR_LONG_INTR 1
```

In this mode, both the communication and the FreeMASTER protocol decoding is done in the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, or other interrupt service routine. Because the protocol execution may be a lengthy task (especially with the TSA-Safety enabled) it is recommended to use this mode only if the interrupt prioritization scheme is possible in the application and the FreeMASTER interrupt is assigned to a lower (the lowest) priority.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the *FMSTR\_SerialIsr* or *FMSTR\_CanIsr* functions from that handler.

**Mixed Interrupt and Polling Modes** Activated using:

```
#define FMSTR_SHORT_INTR 1
```

In this mode, the communication processing time is split between the interrupt routine and the main application loop or task. The raw communication is handled by the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, or other interrupt service routine, while the protocol decoding and execution is handled by the *FMSTR\_Poll* routine. Call *FMSTR\_Poll* during the idle time in the application main loop.

The interrupt processing in this mode is relatively fast and deterministic. Upon a serial-receive event, the received character is only placed into a FIFO-like queue and it is not further processed. Upon a CAN receive event, the received frame is stored into a receive buffer. When transmitting, the characters are fetched from the prepared transmit buffer.

In this mode, the application code must register its own interrupt handler for all interrupt vectors related to the selected communication interface and call the *FMSTR\_SerialIsr* or *FMSTR\_CanIsr* functions from that handler.

When the serial interface is used as the serial communication interface, ensure that the *FMSTR\_Poll* function is called at least once per *N* character time periods. *N* is the length of the FreeMASTER FIFO queue (*FMSTR\_COMM\_RQUEUE\_SIZE*) and the character time is the time needed to transmit or receive a single byte over the SCI line.

### Completely Poll-driven

```
#define FMSTR_POLL_DRIVEN 1
```

In this mode, both the communication and the FreeMASTER protocol decoding are done in the *FMSTR\_Poll* routine. No interrupts are needed and the *FMSTR\_SerialIsr*, *FMSTR\_CanIsr*, and similar handlers compile to an empty code.

When using this mode, ensure that the *FMSTR\_Poll* function is called by the application at least once per the serial “character time” which is the time needed to transmit or receive a single character.

In the latter two modes (*FMSTR\_SHORT\_INTR* and *FMSTR\_POLL\_DRIVEN*), the protocol handling takes place in the *FMSTR\_Poll* routine. An application interrupt can occur in the middle of the Read Memory or Write Memory commands’ execution and corrupt the variable being accessed by the FreeMASTER driver. In these two modes, some issues or glitches may occur when using FreeMASTER to visualize or monitor volatile variables modified in interrupt servicing code.

The same issue may appear even in the full interrupt mode (*FMSTR\_LONG\_INTR*), if volatile variables are modified in the interrupt code with a priority higher than the priority of the communication interrupt.

**Data types** Simple portability was one of the main requirements when writing the FreeMASTER driver. This is why the driver code uses the privately-declared data types and the vast majority of the platform-dependent code is separated in the platform-dependent source files. The data types used in the driver API are all defined in the platform-specific header file.

To prevent name conflicts with the symbols used in the application, all data types, macros, and functions have the *FMSTR\_* prefix. The only global variables used in the driver are the transport and low-level API structures exported from the driver-implementation layer to upper layers. Other than that, all private variables are declared as static and named using the *fmstr\_* prefix.

**Communication interface initialization** The FreeMASTER driver does not perform neither the initialization nor the configuration of the peripheral module that it uses to communicate. It is the application startup code responsibility to configure the communication module before the FreeMASTER driver is initialized by the *FMSTR\_Init* call.

When the Serial communication module is used as the FreeMASTER communication interface, configure the UART receive and transmit pins, the serial communication baud rate, parity (no-parity), the character length (eight bits), and the number of stop bits (one) before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see *Driver interrupt modes*), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected serial peripheral module. Call the *FMSTR\_SerialIsr* function from the application handler.



When a CAN module is used as the FreeMASTER communication interface, configure the CAN receive and transmit pins and the CAN module bit rate before initializing the FreeMASTER driver. For either the long or the short interrupt modes of the driver (see [Driver interrupt modes](#)), configure the interrupt controller and register an application-specific interrupt handler for all interrupt sources related to the selected CAN peripheral module. Call the FMSTR\_CanIsr function from the application handler.

**Note:** It is not necessary to enable or unmask the serial nor the CAN interrupts before initializing the FreeMASTER driver. The driver enables or disables the interrupts and communication lines, as required during runtime.

**FreeMASTER Recorder calls** When using the FreeMASTER Recorder in the application (FMSTR\_USE\_RECORDER > 0), call the FMSTR\_RecorderCreate function early after FMSTR\_Init to set up each recorder instance to be used in the application. Then call the FMSTR\_Recorder function periodically in the code where the data recording should occur. A typical place to call the Recorder routine is at the timer or PWM interrupts, but it can be anywhere else. The example applications provided together with the driver code call the FMSTR\_Recorder in the main application loop.

In applications where FMSTR\_Recorder is called periodically with a constant period, specify the period in the Recorder configuration structure before calling FMSTR\_RecorderCreate. This setting enables the PC Host FreeMASTER tool to display the X-axis of the Recorder graph properly scaled for the time domain.

**Driver usage** Start using or evaluating FreeMASTER by opening some of the example applications available in the driver setup package.

Follow these steps to enable the basic FreeMASTER connectivity in the application:

- Make sure that all \*.c files of the FreeMASTER driver from the *src/common/platforms/[your\_platform]* folder are a part of the project. See [Driver files](#) for more details.
- Configure the FreeMASTER driver by creating or editing the *freemaster\_cfg.h* file and by saving it into the application project directory. See [Driver configuration](#) for more details.
- Include the *freemaster.h* file into any application source file that makes the FreeMASTER API calls.
- Initialize the Serial or CAN modules. Set the baud rate, parity, and other parameters of the communication. Do not enable the communication interrupts in the interrupt mask registers.
- For the FMSTR\_LONG\_INTR and FMSTR\_SHORT\_INTR modes, install the application-specific interrupt routine and call the FMSTR\_SerialIsr or FMSTR\_CanIsr functions from this handler.
- Call the FMSTR\_Init function early on in the application initialization code.
- Call the FMSTR\_RecorderCreate functions for each Recorder instance to enable the Recorder feature.
- In the main application loop, call the FMSTR\_Poll API function periodically when the application is idle.
- For the FMSTR\_SHORT\_INTR and FMSTR\_LONG\_INTR modes, enable the interrupts globally so that the interrupts can be handled by the CPU.

**Communication troubleshooting** The most common problem that causes communication issues is a wrong baud rate setting or a wrong pin multiplexer setting of the target MCU. When

a communication between the PC Host running FreeMASTER and the target MCU cannot be established, try enabling the FMSTR\_DEBUG\_TX option in the *freemaster\_cfg.h* file and call the FMSTR\_Poll function periodically in the main application task loop.

With this feature enabled, the FreeMASTER driver periodically transmits a test frame through the Serial or CAN lines. Use a logic analyzer or an oscilloscope to monitor the signals at the communication pins of the CPU device to examine whether the bit rate and signal polarity are configured properly.

## Driver API

This section describes the driver Application Programmers' Interface (API) needed to initialize and use the FreeMASTER serial communication driver.

**Control API** There are three key functions to initialize and use the driver.

### FMSTR\_Init

#### Prototype

```
FMSTR_BOOL FMSTR_Init(void);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_protocol.c*

**Description** This function initializes the internal variables of the FreeMASTER driver and enables the communication interface. This function does not change the configuration of the selected communication module. The hardware module must be initialized before the *FMSTR\_Init* function is called.

A call to this function must occur before calling any other FreeMASTER driver API functions.

### FMSTR\_Poll

#### Prototype

```
void FMSTR_Poll(void);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_protocol.c*

**Description** In the poll-driven or short interrupt modes, this function handles the protocol decoding and execution (see *Driver interrupt modes*). In the poll-driven mode, this function also handles the communication interface with the PC. Typically, the *FMSTR\_Poll* function is called during the “idle” time in the main application task loop.

To prevent the receive data overflow (loss) on a serial interface, make sure that the FMSTR\_Poll function is called at least once per the time calculated as:

$N * T_{char}$

where:

- *N* is equal to the length of the receive FIFO queue (configured by the `FMSTR_COMM_QUEUE_SIZE` macro). *N* is 1 for the poll-driven mode.
- *Tchar* is the character time, which is the time needed to transmit or receive a single byte over the SCI line.

**Note:** In the long interrupt mode, this function typically compiles as an empty function and can still be called. It is worthwhile to call this function regardless of the interrupt mode used in the application. This approach enables a convenient switching between the different interrupt modes only by changing the configuration macros in the *freemaster\_cfg.h* file.

## FMSTR\_SerialIsr / FMSTR\_CanIsr

### Prototype

```
void FMSTR_SerialIsr(void);
void FMSTR_CanIsr(void);
```

- Declaration: *freemaster.h*
- Implementation: *hw-specific low-level driver C file*

**Description** This function contains the interrupt-processing code of the FreeMASTER driver. In long or short interrupt modes (see [Driver interrupt modes](#)), this function must be called from the application interrupt service routine registered for the communication interrupt vector. On platforms where the communication module uses multiple interrupt vectors, the application should register a handler for all vectors and call this function at each interrupt.

**Note:** In a poll-driven mode, this function is compiled as an empty function and does not have to be used.

## Recorder API

### FMSTR\_RecorderCreate

### Prototype

```
FMSTR_BOOL FMSTR_RecorderCreate(FMSTR_INDEX recIndex, FMSTR_REC_BUFF* buffCfg);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_rec.c*

**Description** This function registers a recorder instance and enables it to be used by the PC Host tool. Call this function for all recorder instances from 0 to the maximum number defined by the `FMSTR_USE_RECORDER` configuration option (minus one). An exception to this requirement is the recorder of instance 0 which may be automatically configured by `FMSTR_Init` when the *freemaster\_cfg.h* configuration file defines the `FMSTR_REC_BUFF_SIZE` and `FMSTR_REC_TIMEBASE` options.

For more information, see [Configurable items](#).

## FMSTR\_Recorder

## Prototype

```
void FMSTR_Recorder(FMSTR_INDEX recIndex);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_rec.c*

**Description** This function takes a sample of the variables being recorded using the FreeMASTER Recorder instance *recIndex*. If the selected Recorder is not active when the *FMSTR\_Recorder* function is being called, the function returns immediately. When the Recorder is active, the values of the variables being recorded are copied into the recorder buffer and the trigger conditions are evaluated.

If a trigger condition is satisfied, the Recorder enters the post-trigger mode, where it counts down the follow-up samples (number of *FMSTR\_Recorder* function calls) and de-activates the Recorder when the required post-trigger samples are finished.

The *FMSTR\_Recorder* function is typically called in the timer or PWM interrupt service routines. This function can also be called in the application main loop (for testing purposes).

## FMSTR\_RecorderTrigger

### Prototype

```
void FMSTR_RecorderTrigger(FMSTR_INDEX recIndex);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_rec.c*

**Description** This function forces the Recorder trigger condition to happen, which causes the Recorder to be automatically deactivated after the post-trigger samples are sampled. Use this function in the application code for programmatic control over the Recorder triggering. This can be useful when a more complex triggering conditions need to be used.

**Fast Recorder API** The Fast Recorder feature is not available in the FreeMASTER driver version 3. This feature was heavily dependent on the target platform and it was only available for the 56F8xxxx DSCs.

**TSA Tables** When the TSA is enabled in the FreeMASTER driver configuration file (by setting the *FMSTR\_USE\_TSA* macro to a non-zero value), it defines the so-called TSA tables in the application. This section describes the macros that must be used to define the TSA tables.

There can be any number of TSA tables spread across the application source files. There must be always exactly one TSA Table List defined, which informs the FreeMASTER driver about the active TSA tables.

When there is at least one TSA table and one TSA Table List defined in the application, the TSA information automatically appears in the FreeMASTER symbols list. The symbols can then be used to create FreeMASTER variables for visualization or control.

**TSA table definition** The TSA table describes the static or global variables together with their address, size, type, and access-protection information. If the TSA-described variables are of a structure type, the TSA table may also describe this type and provide an access to the individual structure members of the variable.

The TSA table definition begins with the FMSTR\_TSA\_TABLE\_BEGIN macro with a *table\_id* identifying the table. The *table\_id* shall be a valid C-language symbol.

```
FMSTR_TSA_TABLE_BEGIN(table_id)
```

After this opening macro, the TSA descriptors are placed using these macros:

```
/* Adding variable descriptors */
FMSTR_TSA_RW_VAR(name, type) /* read/write variable entry */
FMSTR_TSA_RO_VAR(name, type) /* read-only variable entry */

/* Description of complex data types */
FMSTR_TSA_STRUCT(struct_name) /* structure or union type entry */
FMSTR_TSA_MEMBER(struct_name, member_name, type) /* structure member entry */

/* Memory blocks */
FMSTR_TSA_RW_MEM(name, type, address, size) /* read/write memory block */
FMSTR_TSA_RO_MEM(name, type, address, size) /* read-only memory block */
```

The table is closed using the FMSTR\_TSA\_TABLE\_END macro:

```
FMSTR_TSA_TABLE_END()
```

**TSA descriptor parameters** The TSA descriptor macros accept these parameters:

- *name* — variable name. The variable must be defined before the TSA descriptor references it.
- *type* — variable or member type. Only one of the pre-defined type constants may be used (see below).
- *struct\_name* — structure type name. The type must be defined (typedef) before the TSA descriptor references it.
- *member\_name* — structure member name.

**Note:** The structure member descriptors (FMSTR\_TSA\_MEMBER) must immediately follow the parent structure descriptor (FMSTR\_TSA\_STRUCT) in the table.

**Note:** To write-protect the variables in the FreeMASTER driver (FMSTR\_TSA\_RO\_VAR), enable the TSA-Safety feature in the configuration file.

**TSA variable types** The table lists *type* identifiers which can be used in TSA descriptors:

Constant	Description
FMSTR_TSA_UINT $n$	Unsigned integer type of size $n$ bits ( $n=8,16,32,64$ )
FMSTR_TSA_SINT $n$	Signed integer type of size $n$ bits ( $n=8,16,32,64$ )
FMSTR_TSA_FRAC $n$	Fractional number of size $n$ bits ( $n=16,32,64$ ).
FMSTR_TSA_FRAC_Q( $m,n$ )	Signed fractional number in general Q form ( $m+n+1$ total bits)
FMSTR_TSA_FRAC_UQ( $m,n$ )	Unsigned fractional number in general UQ form ( $m+n$ total bits)
FMSTR_TSA_FLOAT	4-byte standard IEEE floating-point type
FMSTR_TSA_DOUBLE	8-byte standard IEEE floating-point type
FMSTR_TSA_POINTER	Generic pointer type defined (platform-specific 16 or 32 bit)
FM-STR_TSA_USERTYPE( $name$ )	Structure or union type declared with FMSTR_TSA_STRUCT record

**TSA table list** There shall be exactly one TSA Table List in the application. The list contains one entry for each TSA table defined anywhere in the application.

The TSA Table List begins with the FMSTR\_TSA\_TABLE\_LIST\_BEGIN macro and continues with the TSA table entries for each table.

```
FMSTR_TSA_TABLE_LIST_BEGIN()

FMSTR_TSA_TABLE(table_id)
FMSTR_TSA_TABLE(table_id2)
FMSTR_TSA_TABLE(table_id3)
...
```

The list is closed with the FMSTR\_TSA\_TABLE\_LIST\_END macro:

```
FMSTR_TSA_TABLE_LIST_END()
```

**TSA Active Content entries** FreeMASTER v2.0 and higher supports TSA Active Content, enabling the TSA tables to describe the memory-mapped files, virtual directories, and URL hyperlinks. FreeMASTER can access such objects similarly to accessing the files and folders on the local hard drive.

With this set of TSA entries, the FreeMASTER pages can be embedded directly into the target MCU flash and accessed by FreeMASTER directly over the communication line. The HTML-coded pages rendered inside the FreeMASTER window can access the TSA Active Content resources using a special URL referencing the *fmstr:* protocol.

This example provides an overview of the supported TSA Active Content entries:

```
FMSTR_TSA_TABLE_BEGIN(files_and_links)

/* Directory entry applies to all subsequent MEMFILE entries */
FMSTR_TSA_DIRECTORY("/text_files") /* entering a new virtual directory */

/* The readme.txt file will be accessible at the fmstr://text_files/readme.txt URL */
FMSTR_TSA_MEMFILE("readme.txt", readme_txt, sizeof(readme_txt)) /* memory-mapped file */

/* Files can also be specified with a full path so the DIRECTORY entry does not apply */
FMSTR_TSA_MEMFILE("/index.htm", index, sizeof(index)) /* memory-mapped file */
FMSTR_TSA_MEMFILE("/prj/demo.pmp", demo_pmp, sizeof(demo_pmp)) /* memory-mapped file */

/* Hyperlinks can point to a local MEMFILE object or to the Internet */
FMSTR_TSA_HREF("Board's Built-in Welcome Page", "/index.htm")
FMSTR_TSA_HREF("FreeMASTER Home Page", "http://www.nxp.com/freemaster")
```

(continues on next page)

(continued from previous page)

```

/* Project file links simplify opening the projects from any URLs */
FMSTR_TSA_PROJECT("Demonstration Project (embedded)", "/prj/demo.pmp")
FMSTR_TSA_PROJECT("Full Project (online)", "http://mycompany.com/prj/demo.pmp")

FMSTR_TSA_TABLE_END()

```

## TSA API

### FMSTR\_SetUpTsaBuff

#### Prototype

```
FMSTR_BOOL FMSTR_SetUpTsaBuff(FMSTR_ADDR buffAddr, FMSTR_SIZE buffSize);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_tsa.c*

#### Arguments

- *buffAddr* [in] - address of the memory buffer for the dynamic TSA table
- *buffSize* [in] - size of the memory buffer which determines the maximum number of TSA entries to be added in the runtime

**Description** This function must be used to assign the RAM memory buffer to the TSA subsystem when FMSTR\_USE\_TSA\_DYNAMIC is enabled. The memory buffer is then used to store the TSA entries added dynamically to the runtime TSA table using the FMSTR\_TsaAddVar function call. The runtime TSA table is processed by the FreeMASTER PC Host tool along with all static tables as soon as the communication port is open.

The size of the memory buffer determines the number of TSA entries that can be added dynamically. Depending on the MCU platform, one TSA entry takes either 8 or 16 bytes.

### FMSTR\_TsaAddVar

#### Prototype

```
FMSTR_BOOL FMSTR_TsaAddVar(FMSTR_TSATBL_STRPTR tsaName, FMSTR_TSATBL_STRPTR
↪ tsaType,
    FMSTR_TSATBL_VOIDPTR varAddr, FMSTR_SIZE32 varSize,
    FMSTR_SIZE flags);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_tsa.c*

#### Arguments

- *tsaName* [in] - name of the object
- *tsaType* [in] - name of the object type
- *varAddr* [in] - address of the object



- *varSize* [in] - size of the object
- *flags* [in] - access flags; a combination of these values:
  - *FMSTR\_TSA\_INFO\_RO\_VAR* — read-only memory-mapped object (typically a variable)
  - *FMSTR\_TSA\_INFO\_RW\_VAR* — read/write memory-mapped object
  - *FMSTR\_TSA\_INFO\_NON\_VAR* — other entry, describing structure types, structure members, enumerations, and other types

**Description** This function can be called only when the dynamic TSA table is enabled by the *FMSTR\_USE\_TSA\_DYNAMIC* configuration option and when the *FMSTR\_SetUpTsaBuff* function call is made to assign the dynamic TSA table memory. This function adds an entry into the dynamic TSA table. It can be used to register a read-only or read/write memory object or describe an item of the user-defined type.

See [TSA table definition](#) for more details about the TSA table entries.

## Application Commands API

### FMSTR\_GetAppCmd

#### Prototype

```
FMSTR_APPCMD_CODE FMSTR_GetAppCmd(void);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

**Description** This function can be used to detect if there is an Application Command waiting to be processed by the application. If no command is pending, this function returns the *FMSTR\_APPCMDRESULT\_NOCMD* constant. Otherwise, this function returns the code of the Application Command that must be processed. Use the *FMSTR\_AppCmdAck* call to acknowledge the Application Command after it is processed and to return the appropriate result code to the host.

The *FMSTR\_GetAppCmd* function does not report the commands for which a callback handler function exists. If the *FMSTR\_GetAppCmd* function is called when a callback-registered command is pending (and before it is actually processed by the callback function), this function returns *FMSTR\_APPCMDRESULT\_NOCMD*.

### FMSTR\_GetAppCmdData

#### Prototype

```
FMSTR_APPCMD_PDATA FMSTR_GetAppCmdData(FMSTR_SIZE* dataLen);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

#### Arguments

- *dataLen* [out] - pointer to the variable that receives the length of the data available in the buffer. It can be NULL when this information is not needed.



**Description** This function can be used to retrieve the Application Command data when the application determines that an Application Command is pending (see [FMSTR\\_GetAppCmd](#)).

There is just a single buffer to hold the Application Command data (the buffer length is FMSTR\_APPCMD\_BUFF\_SIZE bytes). If the data are to be used in the application after the command is processed by the FMSTR\_AppCmdAck call, copy the data out to a private buffer.

## FMSTR\_AppCmdAck

### Prototype

```
void FMSTR_AppCmdAck(FMSTR_APPCMD_RESULT resultCode);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

### Arguments

- *resultCode* [in] - the result code which is to be returned to FreeMASTER

**Description** This function is used when the Application Command processing finishes in the application. The resultCode passed to this function is returned back to the host and the driver is re-initialized to expect the next Application Command.

After this function is called and before the next Application Command arrives, the return value of the FMSTR\_GetAppCmd function is FMSTR\_APPCMDRESULT\_NOCMD.

## FMSTR\_AppCmdSetResponseData

### Prototype

```
void FMSTR_AppCmdSetResponseData(FMSTR_ADDR resultDataAddr, FMSTR_SIZE resultDataLen);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

### Arguments

- *resultDataAddr* [in] - pointer to the data buffer that is to be copied to the Application Command data buffer
- *resultDataLen* [in] - length of the data to be copied. It must not exceed the FMSTR\_APPCMD\_BUFF\_SIZE value.

**Description** This function can be used before the Application Command processing finishes, when there are data to be returned back to the PC.

The response data buffer is copied into the Application Command data buffer, from where it is accessed when the host requires it. Do not use FMSTR\_GetAppCmdData and the data buffer after FMSTR\_AppCmdSetResponseData is called.

**Note:** The current version of FreeMASTER does not support the Application Command response data.

## FMSTR\_RegisterAppCmdCall

### Prototype

```
FMSTR_BOOL FMSTR_RegisterAppCmdCall(FMSTR_APPCMD_CODE appCmdCode, FMSTR_
↳PAPPCMDFUNC callbackFunc);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_appcmd.c*

### Arguments

- *appCmdCode* [in] - the Application Command code for which the callback is to be registered
- *callbackFunc* [in] - pointer to the callback function that is to be registered. Use NULL to unregister a callback registered previously with this Application Command.

**Return value** This function returns a non-zero value when the callback function was successfully registered or unregistered. It can return zero when trying to register a callback function for more than FMSTR\_MAX\_APPCMD\_CALLS different Application Commands.

**Description** This function can be used to register the given function as a callback handler for the Application Command. The Application Command is identified using single-byte code. The callback function is invoked automatically by the FreeMASTER driver when the protocol decoder obtains a request to get the application command result code.

The prototype of the callback function is

```
FMSTR_APPCMD_RESULT HandlerFunction(FMSTR_APPCMD_CODE nAppcmd,
FMSTR_APPCMD_PDATA pData, FMSTR_SIZE nDataLen);
```

Where:

- *nAppcmd* -Application Command code
- *pData* —points to the Application Command data received (if any)
- *nDataLen* —information about the Application Command data length

The return value of the callback function is used as the Application Command Result Code and returned to FreeMASTER.

**Note:** The FMSTR\_MAX\_APPCMD\_CALLS configuration macro defines how many different Application Commands may be handled by a callback function. When FMSTR\_MAX\_APPCMD\_CALLS is undefined or defined as zero, the FMSTR\_RegisterAppCmdCall function always fails.

## Pipes API

### FMSTR\_PipeOpen

### Prototype

```
FMSTR_HPIPE FMSTR_PipeOpen(FMSTR_PIPE_PORT pipePort, FMSTR_PPIPEFUNC pipeCallback,
↳
FMSTR_ADDR pipeRxBuff, FMSTR_PIPE_SIZE pipeRxSize,
FMSTR_ADDR pipeTxBuff, FMSTR_PIPE_SIZE pipeTxSize,
FMSTR_U8 type, const FMSTR_CHAR *name);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

### Arguments

- *pipePort* [in] - port number that identifies the pipe for the client
- *pipeCallback* [in] - pointer to the callback function that is called whenever a pipe data status changes
- *pipeRxBuff* [in] - address of the receive memory buffer
- *pipeRxSize* [in] - size of the receive memory buffer
- *pipeTxBuff* [in] - address of the transmit memory buffer
- *pipeTxSize* [in] - size of the transmit memory buffer
- *type* [in] - a combination of FMSTR\_PIPE\_MODE\_XXX and FMSTR\_PIPE\_SIZE\_XXX constants describing primary pipe data format and usage. This type helps FreeMASTER decide how to access the pipe by default. Optional, use 0 when undetermined.
- *name* [in] - user name of the pipe port. This name is visible to the FreeMASTER user when creating the graphical pipe interface.

**Description** This function initializes a new pipe and makes it ready to accept or send the data to the PC Host client. The receive memory buffer is used to store the received data before they are read out by the FMSTR\_PipeRead call. When this buffer gets full, the PC Host client denies the data transmission into this pipe until there is enough free space again. The transmit memory buffer is used to store the data transmitted by the application to the PC Host client using the FMSTR\_PipeWrite call. The transmit buffer can get full when the PC Host is disconnected or when it is slow in receiving and reading out the pipe data.

The function returns the pipe handle which must be stored and used in the subsequent calls to manage the pipe object.

The callback function (if specified) is called whenever new data are received through the pipe and available for reading. This callback is also called when the data waiting in the transmit buffer are successfully pushed to the PC Host and the transmit buffer free space increases. The prototype of the callback function provided by the user application must be as follows. The *PipeHandler* name is only a placeholder and must be defined by the application.

```
void PipeHandler(FMSTR_HPIPE pipeHandle);
```

### FMSTR\_PipeClose

#### Prototype

```
void FMSTR_PipeClose(FMSTR_HPIPE pipeHandle);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

### Arguments

- *pipeHandle* [in] - pipe handle returned from the FMSTR\_PipeOpen function call

**Description** This function de-initializes the pipe object. No data can be received or sent on the pipe after this call.

## FMSTR\_PipeWrite

### Prototype

```
FMSTR_PIPE_SIZE FMSTR_PipeWrite(FMSTR_HPIPE pipeHandle, FMSTR_ADDR pipeData,  
    FMSTR_PIPE_SIZE pipeDataLen, FMSTR_PIPE_SIZE writeGranularity);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

### Arguments

- *pipeHandle* [in] - pipe handle returned from the FMSTR\_PipeOpen function call
- *pipeData* [in] - address of the data to be written
- *pipeDataLen* [in] - length of the data to be written
- *writeGranularity* [in] - size of the minimum unit of data which is to be written

**Description** This function puts the user-specified data into the pipe's transmit memory buffer and schedules it for transmission. This function returns the number of bytes that were successfully written into the buffer. This number may be smaller than the number of the requested bytes if there is not enough free space in the transmit buffer.

The *writeGranularity* argument can be used to split the data into smaller chunks, each of the size given by the *writeGranularity* value. The FMSTR\_PipeWrite function writes as many data chunks as possible into the transmit buffer and does not attempt to write an incomplete chunk. This feature can prove to be useful to avoid the intermediate caching when writing an array of integer values or other multi-byte data items. When making the *nGranularity* value equal to the *nLength* value, all data are considered as one chunk which is either written successfully as a whole or not at all. The *nGranularity* value of 0 or 1 disables the data-chunk approach.

## FMSTR\_PipeRead

### Prototype

```
FMSTR_PIPE_SIZE FMSTR_PipeRead(FMSTR_HPIPE pipeHandle, FMSTR_ADDR pipeData,  
    FMSTR_PIPE_SIZE pipeDataLen, FMSTR_PIPE_SIZE readGranularity);
```

- Declaration: *freemaster.h*
- Implementation: *freemaster\_pipes.c*

### Arguments

- *pipeHandle* [in] - pipe handle returned from the FMSTR\_PipeOpen function call
- *pipeData* [in] - address of the data buffer to be filled with the received data
- *pipeDataLen* [in] - length of the data to be read
- *readGranularity* [in] - size of the minimum unit of data which is to be read

**Description** This function copies the data received from the pipe from its receive buffer to the user buffer for further processing. The function returns the number of bytes that were successfully copied to the buffer. This number may be smaller than the number of the requested bytes if there is not enough data bytes available in the receive buffer.

The readGranularity argument can be used to copy the data in larger chunks in the same way as described in the FMSTR\_PipeWrite function.

**API data types** This section describes the data types used in the FreeMASTER driver. The information provided here can be useful when modifying or porting the FreeMASTER Communication Driver to new NXP platforms.

**Note:** The licensing conditions prohibit use of FreeMASTER and the FreeMASTER Communication Driver with non-NXP MPU or MCU products.

**Public common types** The table below describes the public data types used in the FreeMASTER driver API calls. The data types are declared in the *freemaster.h* header file.

Type name	Description
<i>FM-STR_ADDR</i> For example, this type is defined as long integer on the 56F8xxx platform where the 24-bit addresses must be supported, but the C-pointer may be only 16 bits wide in some compiler configurations.	Data type used to hold the memory address. On most platforms, this is normally a C-pointer, but it may also be a pure integer type.
<i>FM-STR_SIZE</i> It is required that this type is unsigned and at least 16 bits wide integer.	Data type used to hold the memory block size.
<i>FM-STR_BOOL</i> This type is used only in zero/non-zero conditions in the driver code.	Data type used as a general boolean type.
<i>FM-STR_APPCM</i> Generally, this is an unsigned 8-bit value.	Data type used to hold the Application Command code.
<i>FM-STR_APPCM</i> Generally, this is an unsigned 8-bit value.	Data type used to create the Application Command data buffer.
<i>FM-STR_APPCM</i> Generally, this is an unsigned 8-bit value.	Data type used to hold the Application Command result code.

**Public TSA types** The table describes the TSA-specific public data types. These types are declared in the *freemaster\_tsa.h* header file, which is included in the user application indirectly by the *freemaster.h* file.

<i>FM-STR_TSA_TII</i>	Data type used to hold a descriptor index in the TSA table or a table index in the list of TSA tables. By default, this is defined as <i>FM-STR_SIZE</i> .
<i>FM-STR_TSA_TS</i>	Data type used to hold a memory block size, as used in the TSA descriptors. By default, this is defined as <i>FM-STR_SIZE</i> .

**Public Pipes types** The table describes the data types used by the FreeMASTER Pipes API:

<i>FM-STR_HPIPE</i>	Pipe handle that identifies the open-pipe object. Generally, this is a pointer to a void type.
<i>FM-STR_PIPE_PC</i>	Integer type required to hold at least 7 bits of data. Generally, this is an unsigned 8-bit or 16-bit type.
<i>FM-STR_PIPE_SI</i>	Integer type required to hold at least 16 bits of data. This is used to store the data buffer sizes.
<i>FM-STR_PPIPEF</i>	Pointer to the pipe handler function. See <a href="#">FM-STR_PipeOpen</a> for more details.

**Internal types** The table describes the data types used internally by the FreeMASTER driver. The data types are declared in the platform-specific header file and they are not available in the application code.

<i>FMSTR_U8</i>	The smallest memory entity.
On the vast majority of platforms, this is an unsigned 8-bit integer.	
On the 56F8xx DSP platform, this is defined as an unsigned 16-bit integer.	
<i>FMSTR_U16</i>	Unsigned 16-bit integer.
<i>FMSTR_U32</i>	Unsigned 32-bit integer.
<i>FMSTR_S8</i>	Signed 8-bit integer.
<i>FMSTR_S16</i>	Signed 16-bit integer.
<i>FMSTR_S32</i>	Signed 32-bit integer.
<i>FMSTR_FLOAT</i>	4-byte standard IEEE floating-point type.
<i>FMSTR_FLAGS</i>	Data type forming a union with a structure of flag bit-fields.
<i>FMSTR_SIZE8</i>	Data type holding a general size value, at least 8 bits wide.
<i>FMSTR_INDEX</i>	General for-loop index. Must be signed, at least 16 bits wide.
<i>FMSTR_BCHR</i>	A single character in the communication buffer.
Typically, this is an 8-bit unsigned integer, except for the DSP platforms where it is a 16-bit integer.	
<i>FMSTR_BPTR</i>	A pointer to the communication buffer (an array of <i>FMSTR_BCHR</i> ).

## Document references

### Links

- This document online: <https://mcuxpresso.nxp.com/mcuxsdk/latest/html/middleware/freemaster/doc/index.html>



- FreeMASTER tool home: [www.nxp.com/freemaster](http://www.nxp.com/freemaster)
- FreeMASTER community area: [community.nxp.com/community/freemaster](http://community.nxp.com/community/freemaster)
- FreeMASTER GitHub code repo: <https://github.com/nxp-mcuxpresso/mcux-freemaster>
- MCUXpresso SDK home: [www.nxp.com/mcuxpresso](http://www.nxp.com/mcuxpresso)
- MCUXpresso SDK builder: [mcuxpresso.nxp.com/en](http://mcuxpresso.nxp.com/en)

## Documents

- *FreeMASTER Usage Serial Driver Implementation* (document [AN4752](#))
- *Integrating FreeMASTER Time Debugging Tool With CodeWarrior For Microcontrollers v10.X Project* (document [AN4771](#))
- *Flash Driver Library For MC56F847xx And MC56F827xx DSC Family* (document [AN4860](#))

**Revision history** This Table summarizes the changes done to this document since the initial release.

Revision	Date	Description
1.0	03/2006	Limited initial release
2.0	09/2007	Updated for FreeMASTER version. New Freescale document template used.
2.1	12/2007	Added description of the new Fast Recorder feature and its API.
2.2	04/2010	Added support for MPC56xx platform, Added new API for use CAN interface.
2.3	04/2011	Added support for Kxx Kinetis platform and MQX operating system.
2.4	06/2011	Serial driver update, adds support for USB CDC interface.
2.5	08/2011	Added Packet Driven BDM interface.
2.7	12/2013	Added FLEXCAN32 interface, byte access and isr callback configuration option.
2.8	06/2014	Removed obsolete license text, see the software package content for up-to-date license.
2.9	03/2015	Update for driver version 1.8.2 and 1.9: FreeMASTER Pipes, TSA Active Content, LIN Transport Layer support, DEBUG-TX communication troubleshooting, Kinetis SDK support.
3.0	08/2016	Update for driver version 2.0: Added support for MPC56xx, MPC57xx, KEAxx and S32Kxx platforms. New NXP document template as well as new license agreement used. added MCAN interface. Folders structure at the installation destination was rearranged.
4.0	04/2019	Update for driver released as part of FreeMASTER v3.0 and MCUXpresso SDK 2.6. Updated to match new V4 serial communication protocol and new configuration options. This version of the document removes substantial portion of outdated information related to S08, S12, ColdFire, Power and other legacy platforms.
4.1	04/2020	Minor update for FreeMASTER driver included in MCUXpresso SDK 2.8.
4.2	09/2020	Added example applications description and information about the MCUXpresso Config Tools. Fixed the pipe-related API description.
4.3	10/2024	Added description of Network and Segger J-Link RTT interface configuration. Accompanying the MCUXpresso SDK version 24.12.00.
4.4	04/2025	Added Zephyr-specific information. Accompanying the MCUXpresso SDK version 25.06.00.

## 1.5 MultiCore

### 1.5.1 Multicore SDK

Multicore Software Development Kit (MCSDK) is a Software Development Kit that provides comprehensive software support for NXP dual/multicore devices. The MCSDK is combined with the MCUXpresso SDK to make the software framework for easy development of multicore applications.

## Multicore SDK (MCSDK) Release Notes

**Overview** These are the release notes for the NXP Multicore Software Development Kit (MCSDK) version 25.12.00.

This software package contains components for efficient work with multicore devices as well as for the multiprocessor communication.

### What is new

- eRPC [CHANGELOG](#)
- RPPmsg-Lite [CHANGELOG](#)
- MCMgr [CHANGELOG](#)
- Supported evaluation boards (multicore examples):
  - LPCXpresso55S69
  - FRDM-K32L3A6
  - MIMXRT1170-EVKB
  - MIMXRT1160-EVK
  - MIMXRT1180-EVK
  - MCX-N5XX-EVK
  - MCX-N9XX-EVK
  - FRDM-MCXN947
  - MIMXRT700-EVK
  - KW47-EVK
  - KW47-LOC
  - FRDM-MCXW72
  - MCX-W72-EVK
  - FRDM-IMXRT1186
- Supported evaluation boards (multiprocessor examples):
  - LPCXpresso55S36
  - FRDM-K22F
  - FRDM-K32L2B
  - MIMXRT685-EVK
  - MIMXRT1170-EVKB
  - MIMXRT1180
  - FRDM-MCXN236
  - FRDM-MCXC242
  - FRDM-MCXC444
  - MCX-N9XX-EVK
  - FRDM-MCXN947
  - MIMXRT700-EVK
  - FRDM-IMXRT1186

**Development tools** The Multicore SDK (MCSDK) was compiled and tested with development tools referred in: [Development tools](#)

**Release contents** This table describes the release contents. Not all MCUXpresso SDK packages contain the whole set of these components.

Deliverable			Location
Multicore SDK	location		<MCUXpressoSDK_install_dir>/middleware/multicore/
Documentation			<MCSDK_dir>/mcuxsdk-doc/
Embedded Remote Procedure Call component			<MCSDK_dir>/erpc/
Multicore Manager component			<MCSDK_dir>/mcmgr/
RPMsg-Lite			<MCSDK_dir>/rpmsg_lite/
Multicore demo applications			<MCUXpressoSDK_install_dir>/examples/multicore_examples/
Multiprocessor demo applications			<MCUXpressoSDK_install_dir>/examples/multiprocessor_examples/

**Multicore SDK release overview** Together, the Multicore SDK (MCSDK) and the MCUXpresso SDK (SDK) form a framework for the development of software for NXP multicore devices. The MCSDK release consists of the following elementary software components for multicore:

- Embedded Remote Procedure Call (eRPC)
- Multicore Manager (MCMGR) - included just in SDK for multicore devices
- Remote Processor Messaging - Lite (RPMsg-Lite) - included just in SDK for multicore devices

The MCSDK is also accompanied with documentation and several multicore and multiprocessor demo applications.

**Demo applications** The multicore demo applications demonstrate the usage of the MCSDK software components on supported multicore development boards.

The following multicore demo applications are located together with other MCUXpresso SDK examples in

the <MCUXpressoSDK\_install\_dir>/examples/multicore\_examples subdirectories.

- erpc\_matrix\_multiply\_mu
- erpc\_matrix\_multiply\_mu\_rtos
- erpc\_matrix\_multiply\_rpmsg
- erpc\_matrix\_multiply\_rpmsg\_rtos
- erpc\_two\_way\_rpc\_rpmsg\_rtos
- freertos\_message\_buffers
- hello\_world
- multicore\_manager
- rpmsg\_lite\_pingpong
- rpmsg\_lite\_pingpong\_rtos
- rpmsg\_lite\_pingpong\_dsp
- rpmsg\_lite\_pingpong\_tzm

The eRPC multicore component can be leveraged for inter-processor communication and remote procedure calls between SoCs / development boards.

The following multiprocessor demo applications are located together with other MCUXpresso SDK examples in


the <MCUXpressoSDK\_install\_dir>/examples/multiprocessor\_examples subdirectories.

- erpc\_client\_matrix\_multiply\_spi
- erpc\_server\_matrix\_multiply\_spi
- erpc\_client\_matrix\_multiply\_uart
- erpc\_server\_matrix\_multiply\_uart
- erpc\_server\_dac\_adc
- erpc\_remote\_control

### Getting Started with Multicore SDK (MCSDK)

**Overview** Multicore Software Development Kit (MCSDK) is a Software Development Kit that provides comprehensive software support for NXP dual/multicore devices. The MCSDK is combined with the MCUXpresso SDK to make the software framework for easy development of multicore applications.

The following figure highlights the layers and main software components of the MCSDK.




All the MCSDK-related files are located in `<MCUXpressoSDK_install_dir>/middleware/multicore` folder.

For supported toolchain versions, see the *Multicore SDK v25.12.00 Release Notes* (document MCS-DKRN). For the latest version of this and other MCSDK documents, visit [www.nxp.com](http://www.nxp.com).


**Multicore SDK (MCSDK) components** The MCSDK consists of the following software components:

- **Embedded Remote Procedure Call (eRPC):** This component is a combination of a library and code generator tool that implements a transparent function call interface to remote services (running on a different core).
- **Multicore Manager (MCMGR):** This library maintains information about all cores and starts up secondary/auxiliary cores.
- **Remote Processor Messaging - Lite (RPMsg-Lite):** Inter-Processor Communication library.



**Embedded Remote Procedure Call (eRPC)** The Embedded Remote Procedure Call (eRPC) is the RPC system created by NXP. The RPC is a mechanism used to invoke a software routine on a remote system via a simple local function call.

When a remote function is called by the client, the function's parameters and an identifier for the called routine are marshaled (or serialized) into a stream of bytes. This byte stream is transported to the server through a communications channel (IPC, TPC/IP, UART, and so on). The server unmarshals the parameters, determines which function was invoked, and calls it. If the function returns a value, it is marshaled and sent back to the client.



RPC implementations typically use a combination of a tool (erpcgen) and IDL (interface definition language) file to generate source code to handle the details of marshaling a function's parameters and building the data stream.

#### Main eRPC features:

- Scalable from BareMetal to Linux OS - configurable memory and threading policies.
- Focus on embedded systems - intrinsic support for C, modular, and lightweight implementation.
- Abstracted transport interface - RPMsg is the primary transport for multicore, UART, or SPI-based solutions can be used for multichip.

The eRPC library is located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/erpc` folder. For detailed information about the eRPC, see the documentation available in the `<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/doc` folder.

**Multicore Manager (MCMGR)** The Multicore Manager (MCMGR) software library provides a number of services for multicore systems.

The main MCMGR features:

- Maintains information about all cores in system.
- Secondary/auxiliary cores startup and shutdown.
- Remote core monitoring and event handling.

The MCMGR library is located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr` folder. For detailed information about the MCMGR library, see the documentation available in the `<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr/doc` folder.

**Remote Processor Messaging Lite (RPMsg-Lite)** RPMsg-Lite is a lightweight implementation of the RPMsg protocol. The RPMsg protocol defines a standardized binary interface used to communicate between multiple cores in a heterogeneous multicore system. Compared to the legacy OpenAMP implementation, RPMsg-Lite offers a code size reduction, API simplification, and improved modularity.

The main RPMsg protocol features:

- Shared memory interprocessor communication.
- Virtio-based messaging bus.
- Application-defined messages sent between endpoints.

- Portable to different environments/platforms.
- Available in upstream Linux OS.

The RPMsg-Lite library is located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/rpmsg-lite` folder. For detailed information about the RPMsg-Lite, see the RPMsg-Lite User's Guide located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/rpmsg_lite/doc` folder.

**MCSDK demo applications** Multicore and multiprocessor example applications are stored together with other MCUXpresso SDK examples, in the dedicated multicore subfolder.

Location		Folder
Multicore projects	example	<code>&lt;MCUXpressoSDK_install_dir&gt;/examples/multicore_examples/&lt;application_name&gt;/</code>
Multiprocessor projects	example	<code>&lt;MCUXpressoSDK_install_dir&gt;/examples/multiprocessor_examples/&lt;application_name&gt;/</code>

See the *Getting Started with MCUXpresso SDK* (document MCUXSDKGSUG) and *Getting Started with MCUXpresso SDK for XXX Derivatives* documents for more information about the MCUXpresso SDK example folder structure and the location of individual files that form the example application projects. These documents also contain information about building, running, and debugging multicore demo applications in individual supported IDEs. Each example application also contains a readme file that describes the operation of the example and required setup steps.

**Inter-Processor Communication (IPC) levels** The MCSDK provides several mechanisms for Inter-Processor Communication (IPC). Particular ways and levels of IPC are described in this chapter.

### IPC using low-level drivers

The NXP multicore SoCs are equipped with peripheral modules dedicated for data exchange between individual cores. They deal with the Mailbox peripheral for LPC parts and the Messaging Unit (MU) peripheral for Kinetis and i.MX parts. The common attribute of both modules is the ability to provide a means of IPC, allowing multiple CPUs to share resources and communicate with each other in a simple manner.

The most lightweight method of IPC uses the MCUXpresso SDK low-level drivers for these peripherals. Using the Mailbox/MU driver API functions, it is possible to pass a value from core to core via the dedicated registers (could be a scalar or a pointer to shared memory) and also to trigger inter-core interrupts for notifications.

For details about individual driver API functions, see the MCUXpresso SDK API Reference Manual of the specific multicore device. The MCUXpresso SDK is accompanied with the RPMsg-Lite documentation that shows how to use this API in multicore applications.

### Messaging mechanism

On top of Mailbox/MU drivers, a messaging system can be implemented, allowing messages to send between multiple endpoints created on each of the CPUs. The RPMsg-Lite library of the MCSDK provides this ability and serves as the preferred MCUXpresso SDK messaging library. It implements ring buffers in shared memory for messages exchange without the need of a locking mechanism.

The RPMsg-Lite provides the abstraction layer and can be easily ported to different multicore platforms and environments (Operating Systems). The advantages of such a messaging system are ease of use (there is no need to study behavior of the used underlying hardware) and smooth application code portability between platforms due to unified messaging API.



However, this costs several kB of code and data memory. The MCUXpresso SDK is accompanied by the RPMsg-Lite documentation and several multicore examples. You can also obtain the latest RPMsg-Lite code from the GitHub account [github.com/nxp-mcuxpresso/rpmsg-lite](https://github.com/nxp-mcuxpresso/rpmsg-lite).

### Remote procedure calls

To facilitate the IPC even more and to allow the remote functions invocation, the remote procedure call mechanism can be implemented. The eRPC of the MCSDK serves for these purposes and allows the ability to invoke a software routine on a remote system via a simple local function call. Utilizing different transport layers, it is possible to communicate between individual cores of multicore SoCs (via RPMsg-Lite) or between separate processors (via SPI, UART, or TCP/IP). The eRPC is mostly applicable to the MPU parts with enough of memory resources like i.MX parts.

The eRPC library allows you to export existing C functions without having to change their prototypes (in most cases). It is accompanied by the code generator tool that generates the shim code for serialization and invocation based on the IDL file with definitions of data types and remote interfaces (API).

If the communicating peer is running as a Linux OS user-space application, the generated code can be either in C/C++ or Python.

Using the eRPC simplifies the access to services implemented on individual cores. This way, the following types of applications running on dedicated cores can be easily interfaced:

- Communication stacks (USB, Thread, Bluetooth Low Energy, Zigbee)
- Sensor aggregation/fusion applications
- Encryption algorithms
- Virtual peripherals

The eRPC is publicly available from the following GitHub account: [github.com/EmbeddedRPC/erpc](https://github.com/EmbeddedRPC/erpc). Also, the MCUXpresso SDK is accompanied by the eRPC code and several multicore and multiprocessor eRPC examples.

The mentioned IPC levels demonstrate the scalability of the Multicore SDK library. Based on application needs, different IPC techniques can be used. It depends on the complexity, required speed, memory resources, system design, and so on. The MCSDK brings users the possibility for quick and easy development of multicore and multiprocessor applications.

### Changelog Multicore SDK

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](#), and this project adheres to [Semantic Versioning](#).

#### [25.12.00]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.14.0
  - eRPC generator (erpcgen) v1.14.0
  - Multicore Manager (MCMgr) v5.0.2
  - RPMsg-Lite v5.3.0

#### [25.09.00]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.14.0

- eRPC generator (erpcgen) v1.14.0
- Multicore Manager (MCMgr) v5.0.1
- RPSMsg-Lite v5.2.1

#### [25.06.00]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.14.0
  - eRPC generator (erpcgen) v1.14.0
  - Multicore Manager (MCMgr) v5.0.0
  - RPSMsg-Lite v5.2.0

#### [25.03.00]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.13.0
  - eRPC generator (erpcgen) v1.13.0
  - Multicore Manager (MCMgr) v4.1.7
  - RPSMsg-Lite v5.1.4

#### [24.12.00]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.13.0
  - eRPC generator (erpcgen) v1.13.0
  - Multicore Manager (MCMgr) v4.1.6
  - RPSMsg-Lite v5.1.3

#### [2.16.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.13.0
  - eRPC generator (erpcgen) v1.13.0
  - Multicore Manager (MCMgr) v4.1.5
  - RPSMsg-Lite v5.1.2

#### [2.15.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.12.0
  - eRPC generator (erpcgen) v1.12.0
  - Multicore Manager (MCMgr) v4.1.5
  - RPSMsg-Lite v5.1.1

**[2.14.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.11.0
  - eRPC generator (erpcgen) v1.11.0
  - Multicore Manager (MCMgr) v4.1.4
  - RPSMsg-Lite v5.1.0

**[2.13.0\_imxrt1180a0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.10.0
  - eRPC generator (erpcgen) v1.10.0
  - Multicore Manager (MCMgr) v4.1.3
  - RPSMsg-Lite v5.0.0

**[2.13.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.10.0
  - eRPC generator (erpcgen) v1.10.0
  - Multicore Manager (MCMgr) v4.1.3
  - RPSMsg-Lite v5.0.0

**[2.12.0\_imx93]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.9.1
  - eRPC generator (erpcgen) v1.9.1
  - Multicore Manager (MCMgr) v4.1.2
  - RPSMsg-Lite v4.0.1

**[2.12.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.9.1
  - eRPC generator (erpcgen) v1.9.1
  - Multicore Manager (MCMgr) v4.1.2
  - RPSMsg-Lite v4.0.0

#### [2.11.1]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.9.0
  - eRPC generator (erpcgen) v1.9.0
  - Multicore Manager (MCMgr) v4.1.1
  - RPSMsg-Lite v3.2.1

#### [2.11.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.9.0
  - eRPC generator (erpcgen) v1.9.0
  - Multicore Manager (MCMgr) v4.1.1
  - RPSMsg-Lite v3.2.0

#### [2.10.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.8.1
  - eRPC generator (erpcgen) v1.8.1
  - Multicore Manager (MCMgr) v4.1.1
  - RPSMsg-Lite v3.1.2

#### [2.9.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.8.0
  - eRPC generator (erpcgen) v1.8.0
  - Multicore Manager (MCMgr) v4.1.1
  - RPSMsg-Lite v3.1.1

#### [2.8.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.7.4
  - eRPC generator (erpcgen) v1.7.4
  - Multicore Manager (MCMgr) v4.1.0
  - RPSMsg-Lite v3.1.0

**[2.7.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.7.3
  - eRPC generator (erpcgen) v1.7.3
  - Multicore Manager (MCMgr) v4.1.0
  - RPSMsg-Lite v3.0.0

**[2.6.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.7.2
  - eRPC generator (erpcgen) v1.7.2
  - Multicore Manager (MCMgr) v4.0.3
  - RPSMsg-Lite v2.2.0

**[2.5.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.7.1
  - eRPC generator (erpcgen) v1.7.1
  - Multicore Manager (MCMgr) v4.0.2
  - RPSMsg-Lite v2.0.2

**[2.4.0]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.7.0
  - eRPC generator (erpcgen) v1.7.0
  - Multicore Manager (MCMgr) v4.0.1
  - RPSMsg-Lite v2.0.1

**[2.3.1]**

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.6.0
  - eRPC generator (erpcgen) v1.6.0
  - Multicore Manager (MCMgr) v4.0.0
  - RPSMsg-Lite v1.2.0

### [2.3.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.5.0
  - eRPC generator (erpcgen) v1.5.0
  - Multicore Manager (MCMgr) v3.0.0
  - RPSMsg-Lite v1.2.0

### [2.2.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.4.0
  - eRPC generator (erpcgen) v1.4.0
  - Multicore Manager (MCMgr) v2.0.1
  - RPSMsg-Lite v1.1.0

### [2.1.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.3.0
  - eRPC generator (erpcgen) v1.3.0

### [2.0.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.2.0
  - eRPC generator (erpcgen) v1.2.0
  - Multicore Manager (MCMgr) v2.0.0
  - RPSMsg-Lite v1.0.0

### [1.1.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.1.0
  - Multicore Manager (MCMgr) v1.1.0
  - Open-AMP / RPSMsg based on SHA1 ID 44b5f3c0a6458f3cf80 rev01

### [1.0.0]

- Multicore SDK component versions:
  - embedded Remote Procedure Call (eRPC) v1.0.0
  - Multicore Manager (MCMgr) v1.0.0
  - Open-AMP / RPSMsg based on SHA1 ID 44b5f3c0a6458f3cf80 rev00

## Multicore SDK Components

### RPMSG-Lite

#### MCUXpresso SDK : mcuxsdk-middleware-rpmsg-lite

**Overview** This repository is for MCUXpresso SDK RPMSG-Lite middleware delivery and it contains RPMSG-Lite component officially provided in NXP MCUXpresso SDK. This repository is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository [mcuxsdk](#) for the complete delivery of MCUXpresso SDK to be able to build and run RPMSG-Lite examples that are based on mcux-sdk-middleware-rpmsg-lite component.

**Documentation** Overall details can be reviewed here: [MCUXpresso SDK Online Documentation](#)

Visit [RPMSG-Lite - Documentation](#) to review details on the contents in this sub-repo.

For Further API documentation, please look at [doxygen documentation](#)

**Setup** Instructions on how to install the MCUXpresso SDK provided from GitHub via west manifest [Getting Started with SDK - Detailed Installation Instructions](#)

**Contribution** We welcome and encourage the community to submit patches directly to the rpmsg-lite project placed on github. Contributing can be managed via pull-requests. Before a pull-request is created the code should be tested and properly formatted.

---

**RPMSG-Lite** This documentation describes the RPMsg-Lite component, which is a lightweight implementation of the Remote Processor Messaging (RPMsg) protocol. The RPMsg protocol defines a standardized binary interface used to communicate between multiple cores in a heterogeneous multicore system.

Compared to the RPMsg implementation of the Open Asymmetric Multi Processing (OpenAMP) framework (<https://github.com/OpenAMP/open-amp>), the RPMsg-Lite offers a code size reduction, API simplification, and improved modularity. On smaller Cortex-M0+ based systems, it is recommended to use RPMsg-Lite.

The RPMsg-Lite is an open-source component developed by NXP Semiconductors and released under the BSD-compatible license.

For overview please read RPMSG-Lite VirtIO Overview.

For RPMSG-Lite Design Considerations please read RPMSG-Lite Design Considerations.

**Motivation to create RPMsg-Lite** There are multiple reasons why RPMsg-Lite was developed. One reason is the need for the small footprint of the RPMsg protocol-compatible communication component, another reason is the simplification of extensive API of OpenAMP RPMsg implementation.

RPMsg protocol was not documented, and its only definition was given by the Linux Kernel and legacy OpenAMP implementations. This has changed with [1] which is a standardization protocol allowing multiple different implementations to coexist and still be mutually compatible.


Small MCU-based systems often do not implement dynamic memory allocation. The creation of static API in RPMsg-Lite enables another reduction of resource usage. Not only does the dynamic allocation adds another 5 KB of code size, but also communication is slower and less deterministic, which is a property introduced by dynamic memory. The following table shows some rough comparison data between the OpenAMP RPMsg implementation and new RPMsg-Lite implementation:

Component / Configuration	Flash [B]	RAM [B]
OpenAMP RPMsg / Release (reference)	5547	456 + dynamic
RPMsg-Lite / Dynamic API, Release	3462	56 + dynamic
Relative Difference [%]	~62.4%	~12.3%
RPMsg-Lite / Static API (no malloc), Release	2926	352
Relative Difference [%]	~52.7%	~77.2%

**Implementation** The implementation of RPMsg-Lite can be divided into three sub-components, from which two are optional. The core component is situated in `rpmsg_lite.c`. Two optional components are used to implement a blocking receive API (in `rpmsg_queue.c`) and dynamic “named” endpoint creation and deletion announcement service (in `rpmsg_ns.c`).

The actual “media access” layer is implemented in `virtqueue.c`, which is one of the few files shared with the OpenAMP implementation. This layer mainly defines the shared memory model, and internally defines used components such as `vring` or `virtqueue`.


The porting layer is split into two sub-layers: the environment layer and the platform layer. The first sublayer is to be implemented separately for each environment. (The bare metal environment already exists and is implemented in `rpmsg_env_bm.c`, and the FreeRTOS environment is implemented in `rpmsg_env_freertos.c` etc.) Only the source file, which matches the used environment, is included in the target application project. The second sublayer is implemented in `rpmsg_platform.c` and defines low-level functions for interrupt enabling, disabling, and triggering mainly. The situation is described in the following figure:



**RPMsg-Lite core sub-component** This subcomponent implements a blocking send API and callback-based receive API. The RPMsg protocol is part of the transport layer. This is realized by using so-called endpoints. Each endpoint can be assigned a different receive callback function.



However, it is important to notice that the callback is executed in an interrupt environment in current design. Therefore, certain actions like memory allocation are discouraged to execute in the callback. The following figure shows the role of RPMsg in an ISO/OSI-like layered model:



**Queue sub-component (optional)** This subcomponent is optional and requires implementation of the `env_*_queue()` functions in the environment porting layer. It uses a blocking receive API, which is common in RTOS-environments. It supports both copy and nocopy blocking receive functions.

**Name Service sub-component (optional)** This subcomponent is a minimum implementation of the name service which is present in the Linux Kernel implementation of RPMsg. It allows the communicating node both to send announcements about “named” endpoint (in other words, channel) creation or deletion and to receive these announcement taking any user-defined action in an application callback. The endpoint address used to receive name service announcements is arbitrarily fixed to be 53 (0x35).

**Usage** The application should put the `/rpmmsg_lite/lib/include` directory to the include path and in the application, include either the `rpmmsg_lite.h` header file, or optionally also include the `rpmmsg_queue.h` and/or `rpmmsg_ns.h` files. Both porting sublayers should be provided for you by NXP, but if you plan to use your own RTOS, all you need to do is to implement your own environment layer (in other words, `rpmmsg_env_myrtos.c`) and to include it in the project build.

The initialization of the stack is done by calling the `rpmmsg_lite_master_init()` on the master side and the `rpmmsg_lite_remote_init()` on the remote side. This initialization function must be called prior to any RPMsg-Lite API call. After the init, it is wise to create a communication endpoint, otherwise communication is not possible. This can be done by calling the `rpmmsg_lite_create_ept()` function. It optionally accepts a last argument, where an internal context of the endpoint is created, just in case the `RL_USE_STATIC_API` option is set to 1. If not, the stack internally calls `env_alloc()` to allocate dynamic memory for it. In case a callback-based receiving is to be used, an ISR-callback is registered to each new endpoint with user-defined callback data pointer. If a blocking receive is desired (in case of RTOS environment), the `rpmmsg_queue_create()` function must be called before calling `rpmmsg_lite_create_ept()`. The queue handle is passed to the endpoint creation function as a callback data argument and the callback function is set to `rpmmsg_queue_rx_cb()`. Then, it is possible to use `rpmmsg_queue_receive()` function to listen on a queue object for incoming messages. The `rpmmsg_lite_send()` function is used to send messages to the other side.

The RPMsg-Lite also implements no-copy mechanisms for both sending and receiving operations. These methods require specifics that have to be considered when used in an application.


no-copy-send mechanism: This mechanism allows sending messages without the cost for copying data from the application buffer to the RPMsg/virtio buffer in the shared memory. The sequence of no-copy sending steps to be performed is as follows:

- Call the `rpmmsg_lite_alloc_tx_buffer()` function to get the virtio buffer and provide the buffer pointer to the application.
- Fill the data to be sent into the pre-allocated virtio buffer. Ensure that the filled data does not exceed the buffer size (provided as the `rpmmsg_lite_alloc_tx_buffer()` size output parameter).
- Call the `rpmmsg_lite_send_nocopy()` function to send the message to the destination endpoint. Consider the cache functionality and the virtio buffer alignment. See the `rpmmsg_lite_send_nocopy()` function description below.

no-copy-receive mechanism: This mechanism allows reading messages without the cost for copying data from the virtio buffer in the shared memory to the application buffer. The sequence of no-copy receiving steps to be performed is as follows:

- Call the `rpmmsg_queue_rcv_nocopy()` function to get the virtio buffer pointer to the received data.
- Read received data directly from the shared memory.
- Call the `rpmmsg_queue_nocopy_free()` function to release the virtio buffer and to make it available for the next data transfer.

The user is responsible for destroying any RPMsg-Lite objects he has created in case of deinitialization. In order to do this, the function `rpmmsg_queue_destroy()` is used to destroy a queue, `rpmmsg_lite_destroy_ept()` is used to destroy an endpoint and finally, `rpmmsg_lite_deinit()` is used to deinitialize the RPMsg-Lite intercore communication stack. Deinitialize all endpoints using a queue before deinitializing the queue. Otherwise, you are actively invalidating the used queue handle, which is not allowed. RPMsg-Lite does not check this internally, since its main aim is to be lightweight.



**Examples** RPSMsg Lite multicore examples are part of NXP MCUXpressoSDK packages. Visit <https://mcuxpresso.nxp.com> to configure, build and download these packages. To get the board list with multicore support (RPSMsg Lite included) use filtering based on Middleware and search for 'multicore' string. Once the selected package with the multicore middleware is downloaded,

see

`<MCUXpressoSDK_install_dir>/boards/<board_name>/multicore_examples` for RPMsg\_Lite multicore examples with 'rpmmsg\_lite\_' name prefix.

Another way of getting NXP MCUXpressoSDK RPMsg\_Lite multicore examples is using the [mcuxsdk-manifests](#) Github repo. Follow the description how to use the West tool to clone and update the mcuxsdk-manifests repo in [readme section](#). Once done the armgcc rpmmsg\_lite examples can be found in

`mcuxsdk/examples/_<board_name>/multicore_examples`

You can use the evkmimxrt1170 as the board\_name for instance. Similar to MCUXpressoSDK packages the RPMsg\_Lite examples use the 'rpmmsg\_lite\_' name prefix.

## Notes

**Environment layers implementation** Several environment layers are provided in `lib/rpmmsg_lite/porting/environment` folder. Not all of them are fully tested however. Here is the list of environment layers that passed testing:

- `rpmmsg_env_bm.c`
- `rpmmsg_env_freertos.c`
- `rpmmsg_env_xos.c`
- `rpmmsg_env_threadx.c`

The rest of environment layers has been created and used in some experimental projects, it has been running well at the time of creation but due to the lack of unit testing there is no guarantee it is still fully functional.

**Shared memory configuration** It is important to correctly initialize/configure the shared memory for data exchange in the application. The shared memory must be accessible from both the master and the remote core and it needs to be configured as Non-Cacheable memory. Dedicated shared memory section in linker file is also a good practise, it is recommended to use linker files from MCUXpressoSDK packages for NXP devices based applications. It needs to be ensured no other application part/component is unintentionally accessing this part of memory.

**Configuration options** The RPMsg-Lite can be configured at the compile time. The default configuration is defined in the `rpmmsg_default_config.h` header file. This configuration can be customized by the user by including `rpmmsg_config.h` file with custom settings. The following table summarizes all possible RPMsg-Lite configuration options.

Config- uration option	De- fault value	Usage
RL_MS_PE (1)		Delay in milliseconds used in non-blocking API functions for polling.
RL_BUFFE (496)		Size of the buffer payload, it must be more than 1 byte, and has to be word align (including rpmsg header size 16 bytes), if not it will be aligned up
RL_BUFFE (2)		Number of the buffers, it must be power of two (2, 4, ...)
RL_API_H (1)		Zero-copy API functions enabled/disabled.
RL_USE_S' (0)		Static API functions (no dynamic allocation) enabled/disabled.
RL_USE_D (0)		Memory cache management of shared memory. Use in case of data cache is enabled for shared memory.
RL_CLEAF (0)		Clearing used buffers before returning back to the pool of free buffers enabled/disabled.
RL_USE_M (0)		When enabled IPC interrupts are managed by the Multicore Manager (IPC interrupts router), when disabled RPMsg-Lite manages IPC interrupts by itself.
RL_USE_E (0)		When enabled the environment layer uses its own context. Required for some environments (QNX). The default value is 0 (no context, saves some RAM).
RL_DEBU (0)		When enabled buffer pointers passed to <code>rpmsg_lite_send_nocopy()</code> and <code>rpmsg_lite_release_rx_buffer()</code> functions (enabled by <code>RL_API_HAS_ZEROCOPY</code> config) are checked to avoid passing invalid buffer pointer. The default value is 0 (disabled). Do not use in RPMsg-Lite to Linux configuration.
RL_ALLOV (0)		When enabled the opposite side is notified each time received buffers are consumed and put into the queue of available buffers. Enable this option in RPMsg-Lite to Linux configuration to allow unblocking of the Linux blocking send. The default value is 0 (RPMsg-Lite to RPMsg-Lite communication).
RL_ALLOV (0)		It allows to define custom shared memory configuration and replacing the shared memory related global settings from <code>rpmsg_config.h</code> . This is useful when multiple instances are running in parallel but different shared memory arrangement (vring size & alignment, buffers size & count) is required. The default value is 0 (all RPMsg_Lite instances use the same shared memory arrangement as defined by common config macros).
RL_ASSER	see rpmsg	Assert implementation.

**How to format rpmsg-lite code** To format code, use the application developed by Google, named *clang-format*. This tool is part of the [llvm](#) project. Currently, the clang-format 10.0.0 version is used for rpmsg-lite. The set of style settings used for clang-format is defined in the `.clang-format` file, placed in a root of the rpmsg-lite directory where Python script `run_clang_format.py` can be executed. This script executes the application named *clang-format.exe*. You need to have the path of this application in the OS's environment path, or you need to change the script.

## References

[1] M. Novak, M. Cingel, **Lockless Shared Memory Based Multicore Communication Protocol**  
Copyright © 2016 Freescale Semiconductor, Inc. Copyright © 2016-2025 NXP

**Changelog RPMSG-Lite** All notable changes to this project will be documented in this file. The format is based on [Keep a Changelog](#), and this project adheres to [Semantic Versioning](#).

## [v5.3.0]

### Added

- RT700 porting layer added support to send rpmsg messages between CM33\_0 <-> Hifi1 and CM33\_1 <-> Hifi4 cores.
- Add new platform macro `RL_PLATFORM_MAX_ISR_COUNT` this will set number of IRQ count per platform. This macro is then used in environment layers to set `isr_table` size where irq handles are registered. It size should match the bit length of `VQ_ID` so all combinations can fit into table.
- Unit tests updated to improve code coverage, new unit tests added covering static allocations in rtos environment layers.

### Fixed

- `virtio.h` removed `typedef uint8_t boolean` and in its place use standard C99 `bool` type to avoid potential type conflicts.
- `env_acquire_sync_lock()` and `env_release_sync_lock()` synchronization primitives removed
- Kconfig consolidation, when `RL_ALLOW_CUSTOM_SHMEM_CONFIG` enabled the `platform_get_custom_shmem_config()` function needs to be implemented in platform layer to provide custom shared memory configuration for RPMsg-Lite instance.

## v5.2.1

### Added

- Doc added RPMSG-Lite VirtIO Overview
- Doc added RPMSG-Lite Design Considerations
- Added `frdmimxrt1186` unit testing

### Changed

- Remove limitation that `RL_BUFFER_SIZE` needs to be power of 2. It just has to be more than 16 bytes, e.g. 16 bytes of rpmsg header and payload size at least 1 byte and word aligned, if not it will be aligned up.

### Fixed

- Fixed CERT-C INT31-C violation in `platform_notify` function in `rpmsg_platform.c` for `imxrt700_m33`, `imxrt700_hifi4`, `imxrt700_hifi1` platforms

## v5.2.0

### Added

- Add MCXL20 porting layer and unit testing
- New utility macro `RL_CALCULATE_BUFFER_COUNT_DOWN_SAFE` to safely determine maximum buffer count within shared memory while preventing integer underflow.
- RT700 platform add support for MCMGR in DSPs

## Changed

- Change `rpmsg_platform.c` to support new MCMGR API
- Improved input validation in initialization functions to properly handle insufficient memory size conditions.
- Refactored repeated buffer count calculation pattern for better code maintainability.
- To make sure that remote has already registered IRQ there is required App level IPC mechanism to notify master about it

## Fixed

- Fixed `env_wait_for_link_up` function to handle timeout in link state checks for baremetal and qnx environment, `RL_BLOCK` mode can be used to wait indefinitely.
- Fixed CERT-C INT31-C violation by adding compile-time check to ensure `RL_PLATFORM_HIGHEST_LINK_ID` remains within safe range for 16-bit casting in virtqueue ID creation.
- Fixed CERT-C INT30-C violations by adding protection against unsigned integer underflow in shared memory calculations, specifically in `shmem_length - (uint32_t)RL_VRING_OVERHEAD` and `shmem_length - 2U * shmem_config.vring_size` expressions.
- Fixed CERT INT31-C violation in `platform_interrupt_disable()` and similar functions by replacing unsafe cast from `uint32_t` to `int32_t` with a return of 0 constant.
- Fixed unsigned integer underflow in `rpmsg_lite_alloc_tx_buffer()` where subtracting header size from buffer size could wrap around if buffer was too small, potentially leading to incorrect buffer sizing.
- Fixed CERT-C INT31-C violation in `rpmsg_lite.c` where `size` parameter was cast from `uint32_t` to `uint16_t` without proper validation.
  - Applied consistent masking approach to both `size` and `flags` parameters: `(uint16_t)(value & 0xFFFFU)`.
  - This fix prevents potential data loss when `size` values exceed 65535.
- Fixed CERT INT31-C violation in `env_memset` functions by explicitly converting `int32_t` values to unsigned char using bit masking. This prevents potential data loss or misinterpretation when passing values outside the unsigned char range (0-255) to the standard `memset()` function.
- Fixed CERT-C INT31-C violations in RPMsg-Lite environment porting: Added validation checks for signed-to-unsigned integer conversions to prevent data loss and misinterpretation.
  - `rpmsg_env_freertos.c`: Added validation before converting `int32_t` to `UBaseType_t`.
  - `rpmsg_env_qnx.c`: Fixed format string and added validation before assigning to `mqstat` fields.
  - `rpmsg_env_threadx.c`: Added validation to prevent integer overflow and negative values.
  - `rpmsg_env_xos.c`: Added range checking before casting to `uint16_t`.
  - `rpmsg_env_zephyr.c`: Added validation before passing values to `k_msgq_init`.
- Fixed a CERT INT31-C compliance issue in `env_get_current_queue_size()` function where an unsigned queue count was cast to a signed `int32_t` without proper validation, which could lead to lost or misinterpreted data if queue size exceeded `INT32_MAX`.
- Fixed CERT INT31-C violation in `rpmsg_platform.c` where `memcmp()` return value (signed int) was compared with unsigned constant without proper type handling.

- Fixed CERT INT31-C violation in `rpmsg_platform.c` where casting from `uint32_t` to `uint16_t` could potentially result in data loss. Changed length variable type from `uint16_t` to `uint32_t` to properly handle memory address differences without truncation.
- Fixed potential integer overflow in `env_sleep_msec()` function in ThreadX environment implementation by rearranging calculation order in the sleep duration formula.
- Fixed CERT-C INT31-C violation in RPMsg-Lite where bitwise NOT operations on integer constants were performed in signed integer context before being cast to unsigned. This could potentially lead to misinterpreted data on `imx943` platform.
- Added `RL_MAX_BUFFER_COUNT` (32768U) and `RL_MAX_VRING_ALIGN` (65536U) limit to ensure alignment values cannot contribute to integer overflow
- Fixed CERT INT31-C violation in `vring_need_event()`, added cast to `uint16_t` for each operand.

#### v5.1.4 - 27-Mar-2025

##### Added

- Add KW43B43 porting layer

##### Changed

- Doxygen bump to version 1.9.6

#### v5.1.3 - 13-Jan-2025

##### Added

- Memory cache management of shared memory. Enable with `#define RL_USE_DCACHE (1)` in `rpmsg_config.h` in case of data cache is used.
- Cmake/Kconfig support added.
- Porting layers for `imx95`, `imxrt700`, `mcmxw71x`, `mcmxw72x`, `kw47b42` added.

#### v5.1.2 - 08-Jul-2024

##### Changed

- Zephyr-related changes.
- Minor Misra corrections.

#### v5.1.1 - 19-Jan-2024

##### Added

- Test suite provided.
- Zephyr support added.



**Changed**

- Minor changes in platform and env. layers, minor test code updates.

**v5.1.0 - 02-Aug-2023****Added**

- RPMMsg-Lite: Added aarch64 support.

**Changed**

- RPMMsg-Lite: Increased the queue size to (2 \* RL\_BUFFER\_COUNT) to cover zero copy cases.
- Code formatting using LLVM16.

**Fixed**

- Resolved issues in ThreadX env. layer implementation.

**v5.0.0 - 19-Jan-2023****Added**

- Timeout parameter added to `rpmmsg_lite_wait_for_link_up` API function.

**Changed**

- Improved debug check buffers implementation - instead of checking the pointer fits into shared memory check the presence in the VirtIO ring descriptors list.
- VRING\_SIZE is set based on number of used buffers now (as calculated in `vring_init`) - updated for all platforms that are not communicating to Linux rpmmsg counterpart.

**Fixed**

- Fixed wrong RL\_VRING\_OVERHEAD macro comment in platform.h files
- Misra corrections.

**v4.0.0 - 20-Jun-2022****Added**

- Added support for custom shared memory arrangement per the RPMMsg\_Lite instance.
- Introduced new `rpmmsg_lite_wait_for_link_up()` API function - this allows to avoid using busy loops in rtos environments, GitHub PR [#21](#).

**Changed**

- Adjusted `rpmmsg_lite_is_link_up()` to return RL\_TRUE/RL\_FALSE.

### v3.2.0 - 17-Jan-2022

#### Added

- Added support for i.MX8 MP multicore platform.

#### Changed

- Improved static allocations - allow OS-specific objects being allocated statically, GitHub PR [#14](#).
- Aligned rpmsg\_env\_xos.c and some platform layers to latest static allocation support.

#### Fixed

- Minor Misra and typo corrections, GitHub PR [#19](#), [#20](#).

### v3.1.2 - 16-Jul-2021

#### Added

- Addressed MISRA 21.6 rule violation in rpmsg\_env.h (use SDK's PRINTF in MCUXpressoSDK examples, otherwise stdio printf is used).
- Added environment layers for XOS.
- Added support for i.MX RT500, i.MX RT1160 and i.MX RT1170 multicore platforms.

#### Fixed

- Fixed incorrect description of the rpmsg\_lite\_get\_endpoint\_from\_addr function.

#### Changed

- Updated RL\_BUFFER\_COUNT documentation (issue [#10](#)).
- Updated imxrt600\_hifi4 platform layer.

### v3.1.1 - 15-Jan-2021

#### Added

- Introduced RL\_ALLOW\_CONSUMED\_BUFFERS\_NOTIFICATION config option to allow opposite side notification sending each time received buffers are consumed and put into the queue of available buffers.
- Added environment layers for Threadx.
- Added support for i.MX8QM multicore platform.

#### Changed

- Several MISRA C-2012 violations addressed.

### v3.1.0 - 22-Jul-2020

**Added**

- Added support for several new multicore platforms.

**Fixed**

- MISRA C-2012 violations fixed (7.4).
- Fixed missing lock in `rpmsg_lite_rx_callback()` for QNX env.
- Correction of `rpmsg_lite_instance` structure members description.
- Address -Waddress-of-packed-member warnings in GCC9.

**Changed**

- Clang update to v10.0.0, code re-formatted.

**v3.0.0 - 20-Dec-2019****Added**

- Added support for several new multicore platforms.

**Fixed**

- MISRA C-2012 violations fixed, incl. data types consolidation.
- Code formatted.

**v2.2.0 - 20-Mar-2019****Added**

- Added configuration macro `RL_DEBUG_CHECK_BUFFERS`.
- Several MISRA violations fixed.
- Added environment layers for QNX and Zephyr.
- Allow environment context required for some environment (controlled by the `RL_USE_ENVIRONMENT_CONTEXT` configuration macro).
- Data types consolidation.

**v1.1.0 - 28-Apr-2017****Added**

- Supporting i.MX6SX and i.MX7D MPU platforms.
- Supporting LPC5411x MCU platform.
- Baremetal and FreeRTOS support.
- Support of copy and zero-copy transfer.
- Support of static API (without dynamic allocations).

## Multicore Manager

### MCUXpresso SDK : mcuxsdk-middleware-mcmgr (Multicore Manager)

**Overview** This repository is for MCUXpresso SDK Multicore Manager middleware delivery and it contains Multicore Manager component officially provided in NXP MCUXpresso SDK. This repository is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository [mcuxsdk](#) for the complete delivery of MCUXpresso SDK to be able to build and run Multicore Manager examples that are based on mcux-sdk-middleware-mcmgr component.

**Documentation** Overall details can be reviewed here: [MCUXpresso SDK Online Documentation](#)

Visit [Multicore Manager - Documentation](#) to review details on the contents in this sub-repo.

For Further API documentation, please look at [doxygen documentation](#)


**Setup** Instructions on how to install the MCUXpresso SDK provided from GitHub via west manifest [Getting Started with SDK - Detailed Installation Instructions](#)

**Contribution** We welcome and encourage the community to submit patches directly to the mcmgr project placed on github. Contributing can be managed via pull-requests. Before a pull-request is created the code should be tested and properly formatted.

---

**Multicore Manager (MCMGR)** The Multicore Manager (MCMGR) software library provides a number of services for multicore systems. This library is distributed as a part of the Multicore SDK (MCSDK). Together, the MCSDK and the MCUXpresso SDK (SDK) form a framework for development of software for NXP multicore devices.

The MCMGR component is located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr` directory.



The Multicore Manager provides the following major functions:

- Maintains information about all cores in system.
- Secondary/auxiliary core(s) startup and shutdown.
- Remote core monitoring and event handling.

**Usage of the MCMGR software component** The main use case of MCMGR is the secondary/auxiliary core start. This functionality is performed by the public API function.

Example of MCMGR usage to start secondary core:

```
#include "mcmgr.h"

void main()
{
    /* Initialize MCMGR - low level multicore management library.
       Call this function as close to the reset entry as possible,
       (into the startup sequence) to allow CoreUp event triggering. */
    MCMGR_EarlyInit();

    /* Initialize MCMGR, install generic event handlers */
    MCMGR_Init();
}
```

(continues on next page)

(continued from previous page)

```

/* Boot secondary core application from the CORE1_BOOT_ADDRESS, pass "1" as startup data,
↳ starting synchronously. */
MCMGR_StartCore(kMCMGR_Core1, CORE1_BOOT_ADDRESS, 1, kMCMGR_Start_Synchronous);
.
.
.
/* Stop secondary core execution. */
MCMGR_StopCore(kMCMGR_Core1);
}

```

Some platforms allow stopping and re-starting the secondary core application again, using the MCMGR\_StopCore / MCMGR\_StartCore API calls. It is necessary to ensure the initially loaded image is not corrupted before re-starting, especially if it deals with the RAM target. Cache coherence has to be considered/ensured as well.

It could also happen that the secondary core application stops running correctly and the primary core application does not know about that situation. Therefore, it is beneficial to implement a mechanism for core health monitoring. The *test\_heartbeat* unit test can serve as an example how to ensure that: secondary core could periodically send heartbeat signals to the primary core using MCMGR\_TriggerEvent() API to indicate that it is alive and functioning properly.

Another important MCMGR feature is the ability for remote core monitoring and handling of events such as reset, exception, and application events. Application-specific callback functions for events are registered by the MCMGR\_RegisterEvent() API. Triggering these events is done using the MCMGR\_TriggerEvent() API. mcmgr\_event\_type\_t enums all possible event types.

An example of MCMGR usage for remote core monitoring and event handling. Code for the primary side:

```

#include "mcmgr.h"

#define APP_RPMSG_READY_EVENT_DATA (1)
#define APP_NUMBER_OF_CORES (2)
#define APP_SECONDARY_CORE kMCMGR_Core1

/* Callback function registered via the MCMGR_RegisterEvent() and triggered by MCMGR_TriggerEvent()
↳ called on the secondary core side */
void RPSMsgRemoteReadyEventHandler(mcmgr_core_t coreNum, uint16_t eventData, void *context)
{
    uint16_t *data = &((uint16_t *)context)[coreNum];

    *data = eventData;
}

void main()
{
    uint16_t RPSMsgRemoteReadyEventData[NUMBER_OF_CORES] = {0};

    /* Initialize MCMGR - low level multicore management library.
       Call this function as close to the reset entry as possible,
       (into the startup sequence) to allow CoreUp event triggering. */
    MCMGR_EarlyInit();

    /* Initialize MCMGR, install generic event handlers */
    MCMGR_Init();

    /* Register the application event before starting the secondary core */
    MCMGR_RegisterEvent(kMCMGR_RemoteApplicationEvent, RPSMsgRemoteReadyEventHandler, (void
↳ *)RPSMsgRemoteReadyEventData);

```

(continues on next page)

(continued from previous page)

```

/* Boot secondary core application from the CORE1_BOOT_ADDRESS, pass rpmsg_lite_base address
↳as startup data, starting synchronously. */
MCMGR_StartCore(APP_SECONDARY_CORE, CORE1_BOOT_ADDRESS, (uint32_t)rpmsg_lite_
↳base, kMCMGR_Start_Synchronous);

/* Wait until the secondary core application signals the rpmsg remote has been initialized and is ready to
↳communicate. */
while(APP_RPMSG_READY_EVENT_DATA != RPSMsgRemoteReadyEventData[APP_SECONDARY_
↳CORE]) {};
.
.
.
}

```

Code for the secondary side:

```

#include "mcmgr.h"

#define APP_RPMSG_READY_EVENT_DATA (1)


void main()
{
    /* Initialize MCMGR - low level multicore management library.
       Call this function as close to the reset entry as possible,
       (into the startup sequence) to allow CoreUp event triggering. */
    MCMGR_EarlyInit();

    /* Initialize MCMGR, install generic event handlers */
    MCMGR_Init();
    .
    .
    .

    /* Signal the to other core that we are ready by triggering the event and passing the APP_RPMSG_
    ↳READY_EVENT_DATA */
    MCMGR_TriggerEvent(kMCMGR_Core0, kMCMGR_RemoteApplicationEvent, APP_RPMSG_
    ↳READY_EVENT_DATA);
    .
    .
    .
}

```

**MCMGR Data Exchange Diagram** The following picture shows how the handshakes are supposed to work between the two cores in the MCMGR software.





**Changelog Multicore Manager** All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](#), and this project adheres to [Semantic Versioning](#).

## [v5.0.2]

### Added

- Added gcov options and configs to support mcmgr code coverage
- Added new test\_weak\_mu\_isr testcase for devices with MU peripheral
- Added new test\_heartbeat testcase showing heartbeat mechanism between primary and secondary cores using the MCMGR

## v5.0.1

### Added

- Added frdmimxrt1186 unit testing

### Changed

- [KW43] Rename core#1 reset control register

### Fixed

- Added CX flag into CMakeLists.txt to allow c++ build compatibility.
- Fix path to mcmgr headers directory in doxyfile

## v5.0.0

### Added

- Added MCMGR\_BUSY\_POLL\_COUNT macro to prevent infinite polling loops in MCMGR operations.
- Implemented timeout mechanism for all polling loops in MCMGR code.
- Added support to handle more than two cores. Breaking API change by adding parameter coreNum specifying core number in functions bellow.
  - MCMGR\_GetStartupData(uint32\_t \*startupData, mcmgr\_core\_t coreNum)
  - MCMGR\_TriggerEvent(mcmgr\_event\_type\_t type, uint16\_t eventData, mcmgr\_core\_t coreNum)
  - MCMGR\_TriggerEventForce(mcmgr\_event\_type\_t type, uint16\_t eventData, mcmgr\_core\_t coreNum)
  - typedef void (\*mcmgr\_event\_callback\_t)(uint16\_t data, void \*context, mcmgr\_core\_t coreNum);

When registering the event with function `MCMGR_RegisterEvent()` user now needs to provide `callbackData` pointer to array of elements per every core in system (see `README.md` for example). In case of systems with only two cores the `coreNum` in callback can be ignored as events can arrive only from one core. Please see Porting guide for more details: `Porting-GuideTo_v5.md`

- Updated all porting files to support new MCMGR API.
- Added new platform specific include file `mcmgr_platform.h`. It will contain common platform specific macros that can be then used in `mcmgr` and application. e.g. platform core count `MCMGR_CORECOUNT` 4.
- Move all header files to new `inc` directory.
- Added new platform-specific include files `inc/platform/<platform_name>/mcmgr_platform.h`.

### Added

- Add MCXL20 porting layer and unit testing

### v4.1.7

### Fixed

- `mcmgr_stop_core_internal()` function now returns `kStatus_MCMGR_NotImplemented` status code instead of `kStatus_MCMGR_Success` when device does not support stop of secondary core. Ports affected: `kw32w1`, `kw45b41`, `kw45b42`, `mcxw716`, `mcxw727`.

### [v4.1.6]

### Added

- Multicore Manager moved to standalone repository.
- Add porting layers for `imxrt700`, `mcmxw727`, `kw47b42`.
- New `MCMGR_ProcessDeferredRxIsr()` API added.

### [v4.1.5]

### Added

- Add notification into `MCMGR_EarlyInit` and `mcmgr_early_init_internal` functions to avoid using uninitialized data in their implementations.

### [v4.1.4]

### Fixed

- Avoid calling tx isr callbacks when respective Messaging Unit Transmit Interrupt Enable flag is not set in the CR/TCR register.
- Messaging Unit RX and status registers are cleared after the initialization.

**[v4.1.3]****Added**

- Add porting layers for imxrt1180.

**Fixed**

- mu\_isr() updated to avoid calling tx isr callbacks when respective Transmit Interrupt Enable flag is not set in the CR/TCR register.
- mcmgr\_mu\_internal.c code adaptation to new supported SoCs.

**[v4.1.2]****Fixed**

- Update mcmgr\_stop\_core\_internal() implementations to set core state to kMCMGR\_ResetCoreState.

**[v4.1.0]****Fixed**

- Code adjustments to address MISRA C-2012 Rules

**[v4.0.3]****Fixed**

- Documentation updated to describe handshaking in a graphic form.
- Minor code adjustments based on static analysis tool findings

**[v4.0.2]****Fixed**

- Align porting layers to the updated MCUXpressoSDK feature files.

**[v4.0.1]****Fixed**

- Code formatting, removed unused code

**[v4.0.0]**

### Added

- Add new MCMGR\_TriggerEventForce() API.

### [v3.0.0]

### Removed

- Removed MCMGR\_LoadApp(), MCMGR\_MapAddress() and MCMGR\_SignalReady()

### Modified

- Modified MCMGR\_GetStartupData()

### Added

- Added MCMGR\_EarlyInit(), MCMGR\_RegisterEvent() and MCMGR\_TriggerEvent()
- Added the ability for remote core monitoring and event handling

### [v2.0.1]

### Fixed

- Updated to be Misra compliant.

### [v2.0.0]

### Added

- Support for lpcxpresso54114 board.

### [v1.1.0]

### Fixed

- Ported to KSDK 2.0.0.

### [v1.0.0]

### Added

- Initial release.

## eRPC

## MCUXpresso SDK : mcuxsdk-middleware-erpc

**Overview** This repository is for MCUXpresso SDK eRPC middleware delivery and it contains eRPC component officially provided in NXP MCUXpresso SDK. This repository is part of the MCUXpresso SDK overall delivery which is composed of several sub-repositories/projects. Navigate to the top/parent repository [mcuxsdk](#) for the complete delivery of MCUXpresso SDK to be able to build and run eRPC examples that are based on mcux-sdk-middleware-erpc component.

**Documentation** Overall details can be reviewed here: [MCUXpresso SDK Online Documentation](#)

Visit [eRPC - Documentation](#) to review details on the contents in this sub-repo.

**Setup** Instructions on how to install the MCUXpresso SDK provided from GitHub via west manifest [Getting Started with SDK - Detailed Installation Instructions](#)

**Contribution** We welcome and encourage the community to submit patches directly to the eRPC project placed on github. Contributing can be managed via pull-requests. Before a pull-request is created the code should be tested and properly formatted.

---

## eRPC

- [MCUXpresso SDK : mcuxsdk-middleware-erpc](#)
  - [Overview](#)
  - [Documentation](#)
  - [Setup](#)
  - [Contribution](#)
- [eRPC](#)
  - [About](#)
  - [Releases](#)
    - \* [Edge releases](#)
  - [Documentation](#)
  - [Examples](#)
  - [References](#)
  - [Directories](#)
  - [Building and installing](#)
    - \* [Requirements](#)
      - [Windows](#)
      - [Mac OS X](#)
    - \* [Building](#)
      - [CMake and KConfig](#)
      - [Make](#)

*\* Installing for Python*

- *Known issues and limitations*
- *Code providing*

## About

eRPC (Embedded RPC) is an open source Remote Procedure Call (RPC) system for multichip embedded systems and heterogeneous multicore SoCs.

Unlike other modern RPC systems, such as the excellent [Apache Thrift](#), eRPC distinguishes itself by being designed for tightly coupled systems, using plain C for remote functions, and having a small code size (<5kB). It is not intended for high performance distributed systems over a network.

eRPC does not force upon you any particular API style. It allows you to export existing C functions, without having to change their prototypes. (There are limits, of course.) And although the internal infrastructure is written in C++, most users will be able to use only the simple C setup APIs shown in the examples below.

A code generator tool called `erpcgen` is included. It accepts input IDL files, having an `.erpc` extension, that have definitions of your data types and remote interfaces, and generates the shim code that handles serialization and invocation. `erpcgen` can generate either C/C++ or Python code.

Example `.erpc` file:

```
// Define a data type.
enum LEDName { kRed, kGreen, kBlue }

// An interface is a logical grouping of functions.
interface IO {
    // Simple function declaration with an empty reply.
    set_led(LEDName whichLed, bool onOrOff) -> void
}
```

Client side usage:

```
void example_client(void) {
    erpc_transport_t transport;
    erpc_mbf_t message_buffer_factory;
    erpc_client_t client_manager;

    /* Init eRPC client infrastructure */
    transport = erpc_transport_cmsis_uart_init(Driver_USART0);
    message_buffer_factory = erpc_mbf_dynamic_init();
    client_manager = erpc_client_init(transport, message_buffer_factory);

    /* init eRPC client IO service */
    initIO_client(client_manager);

    // Now we can call the remote function to turn on the green LED.
    set_led(kGreen, true);

    /* deinit objects */
    deinitIO_client();
    erpc_client_deinit(client_manager);
    erpc_mbf_dynamic_deinit(message_buffer_factory);
}
```

(continues on next page)

(continued from previous page)

```

    erpc_transport_tcp_deinit(transport);
}

void example_client(void) {
    erpc_transport_t transport;
    erpc_mbf_t message_buffer_factory;
    erpc_client_t client_manager;

    /* Init eRPC client infrastructure */
    transport = erpc_transport_cmsis_uart_init(Driver_USART0);
    message_buffer_factory = erpc_mbf_dynamic_init();
    client_manager = erpc_client_init(transport, message_buffer_factory);

    /* scope for client service */
    {
        /* init eRPC client IO service */
        IO_client client(client_manager);

        // Now we can call the remote function to turn on the green LED.
        client.set_led(kGreen, true);
    }

    /* deinit objects */
    erpc_client_deinit(client_manager);
    erpc_mbf_dynamic_deinit(message_buffer_factory);
    erpc_transport_tcp_deinit(transport);
}

```

**Server side usage:**

```

// Implement the remote function.
void set_led(LEDName whichLed, bool onOrOff) {
    // implementation goes here
}

void example_server(void) {
    erpc_transport_t transport;
    erpc_mbf_t message_buffer_factory;
    erpc_server_t server;
    erpc_service_t service = create_IO_service();

    /* Init eRPC server infrastructure */
    transport = erpc_transport_cmsis_uart_init(Driver_USART0);
    message_buffer_factory = erpc_mbf_dynamic_init();
    server = erpc_server_init(transport, message_buffer_factory);

    /* add custom service implementation to the server */
    erpc_add_service_to_server(server, service);

    // Run the server.
    erpc_server_run();

    /* deinit objects */
    destroy_IO_service(service);
    erpc_server_deinit(server);
    erpc_mbf_dynamic_deinit(message_buffer_factory);
    erpc_transport_tcp_deinit(transport);
}

```

```

// Implement the remote function.
class IO : public IO_interface

```

(continues on next page)

(continued from previous page)

```
{
    /* eRPC call definition */
    void set_led(LEDName whichLed, bool onOrOff) override {
        // implementation goes here
    }
}

void example_server(void) {
    erpc_transport_t transport;
    erpc_mbf_t message_buffer_factory;
    erpc_server_t server;
    IO IOImpl;
    IO_service io(&IOImpl);

    /* Init eRPC server infrastructure */
    transport = erpc_transport_cmsis_uart_init(Driver_USART0);
    message_buffer_factory = erpc_mbf_dynamic_init();
    server = erpc_server_init(transport, message_buffer_factory);

    /* add custom service implementation to the server */
    erpc_add_service_to_server(server, &io);

    /* poll for requests */
    erpc_status_t err = server.run();

    /* deinit objects */
    erpc_server_deinit(server);
    erpc_mbf_dynamic_deinit(message_buffer_factory);
    erpc_transport_tcp_deinit(transport);
}
```

A number of transports are supported, and new transport classes are easy to write.

Supported transports can be found in *erpc/erpc\_c/transport* folder. E.g:

- CMSIS UART
- NXP Kinetis SPI and DSPI
- POSIX and Windows serial port
- TCP/IP (mostly for testing)
- [NXP RPMsg-Lite / RPMsg TTY](#)
- SPIdev Linux
- USB CDC
- NXP Messaging Unit

eRPC is available with an unrestrictive BSD 3-clause license. See the [LICENSE file](#) for the full license text.

## Releases [eRPC releases](#)

**Edge releases** Edge releases can be found on [eRPC CircleCI](#) webpage. Choose build of interest, then platform target and choose ARTIFACTS tab. Here you can find binary application from chosen build.



**Documentation** Documentation is in the wiki section.

eRPC Infrastructure documentation

**Examples** Example IDL is available in the *examples/* folder.

Plenty of eRPC multicore and multiprocessor examples can be also found in NXP MCUXpressoSDK packages. Visit <https://mcuxpresso.nxp.com> to configure, build and download these packages.

To get the board list with multicore support (eRPC included) use filtering based on Middleware and search for 'multicore' string. Once the selected package with the multicore middleware is downloaded, see

<MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multicore\_examples for eRPC multicore examples (RPMsg\_Lite or Messaging Unit transports used) or

<MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multiprocessor\_examples for eRPC multiprocessor examples (UART or SPI transports used).

eRPC examples use the 'erpc\_' name prefix.

Another way of getting NXP MCUXpressoSDK eRPC multicore and multiprocessor examples is using the [mcux-sdk](#) Github repo. Follow the description how to use the West tool to clone and update the mcuxsdk repo in [readme Overview section](#). Once done the armgcc eRPC examples can be found in

mcuxsdk/examples/<board\_name>/multicore\_examples or in

mcuxsdk/examples/<board\_name>/multiprocessor\_examples folders.

You can use the evkmimxrt1170 as the board\_name for instance. Similar to MCUXpressoSDK packages the eRPC examples use the 'erpc\_' name prefix.

**References** This section provides links to interesting erpc-based projects, articles, blogs or guides:

- [erpc \(EmbeddedRPC\) getting started notes](#)
- [ERPC Linux Local Environment Construction and Use](#)
- [The New Wio Terminal eRPC Firmware](#)

**Directories** *doc* - Documentation.

*doxygen* - Configuration and support files for running Doxygen over the eRPC C++ infrastructure and erpcgen code.

*erpc\_c* - Holds C/C++ infrastructure for eRPC. This is the code you will include in your application.

*erpc\_python* - Holds Python version of the eRPC infrastructure.

*erpcgen* - Holds source code for erpcgen and makefiles or project files to build erpcgen on Windows, Linux, and OS X.

*erpcsniffer* - Holds source code for erpcsniffer application.

*examples* - Several example IDL files.

*mk* - Contains common makefiles for building eRPC components.

*test* - Client/server tests. These tests verify the entire communications path from client to server and back.

*utilities* - Holds utilities which bring additional benefit to eRPC apps developers.

**Building and installing** These build instructions apply to host PCs and embedded Linux. For bare metal or RTOS embedded environments, you should copy the *erpc\_c* directory into your application sources.

#### CMake and KConfig build:

It builds a static library of the eRPC C/C++ infrastructure, the *erpcgen* executable, and optionally the unit tests and examples.

CMake is compatible with gcc and clang. On Windows local MingGW downloaded by *script* can be used.

#### Make build:

It builds a static library of the eRPC C/C++ infrastructure, the *erpcgen* executable, and optionally the unit tests.

The makefiles are compatible with gcc or clang on Linux, OS X, and Cygwin. A Windows build of *erpcgen* using Visual Studio is also available in the *erpcgen/VisualStudio\_v14* directory. There is also an Xcode project file in the *erpcgen* directory, which can be used to build *erpcgen* for OS X.

**Requirements** eRPC now support building **erpcgen**, **erpc\_lib**, **tests** and **C examples** using CMake.

Requirements when using CMake:

- **CMake** (minimal version 3.20.0)
- Generator - **Make**, **Ninja**, ...
- **C/C++ compiler** - **GCC**, **CLANG**, ...
- **Bison** - <https://www.gnu.org/software/bison/>
- **Flex** - <https://github.com/westes/flex/>

Requirements when using Make:

- **Make**
- **C/C++ compiler** - **GCC**, **CLANG**, ...
- **Bison** - <https://www.gnu.org/software/bison/>
- **Flex** - <https://github.com/westes/flex/>

**Windows** Related steps to build **erpcgen** using **Visual Studio** are described in *erpcgen/VisualStudio\_v14/readme\_erpcgen.txt*.

To install MinGW, Bison, Flex locally on Windows:

```
./install_dependencies.ps1
*   ````

#### Linux

```` bash
./install_dependencies.sh
```

Mandatory for case, when build for different architecture is needed

- gcc-multilib, g++-multilib

#### Mac OS X

```
./install_dependencies.sh
```

## Building

**CMake and KConfig** eRPC use CMake and KConfig to configure and build eRPC related targets. KConfig can be edited by *prj.conf* or *menuconfig* when building.

Generate project, config and build. In *erpc/* execute:

```
cmake -B ./build # in erpc/build generate cmake project
cmake --build ./build --target menuconfig # Build menuconfig and configure erpcgen, erpc_lib, tests and
↳examples
cmake --build ./build # Build all selected target from prj.conf/menuconfig
```

**\*\*CMake will use the system's default compilers and generator**

If you want to use Windows and locally installed MinGW, use *CMake preset* :

```
cmake --preset mingw64 # Generate project in ./build using mingw64's make and compilers
cmake --build ./build --target menuconfig # Build menuconfig and configure erpcgen, erpc_lib, tests and
↳examples
cmake --build ./build # Build all selected target from prj.conf/menuconfig
```

**Make** To build the library and erpcgen, run from the repo root directory:

```
make
```

To install the library, erpcgen, and include files, run:

```
make install
```

You may need to `sudo` the `make install`.

By default this will install into `/usr/local`. If you want to install elsewhere, set the `PREFIX` environment variable. Example for installing into `/opt`:

```
make install PREFIX=/opt
```

List of top level Makefile targets:

- `erpc`: build the `liberpc.a` static library
- `erpcgen`: build the `erpcgen` tool
- `erpcsniffer`: build the sniffer tool
- `test`: build the unit tests under the *test* directory
- `all`: build all of the above
- `install`: install `liberpc.a`, `erpcgen`, and include files

eRPC code is validated with respect to the C++ 11 standard.

**Installing for Python** To install the Python infrastructure for eRPC see instructions in the *erpc python readme*.

### Known issues and limitations

- Static allocations controlled by the `ERPC_ALLOCATION_POLICY` config macro are not fully supported yet, i.e. not all erpc objects can be allocated statically now. It deals with the ongoing process and the full static allocations support will be added in the future.

**Code providing** Repository on Github contains two main branches: **main** and **develop**. Code is developed on **develop** branch. Release version is created via merging **develop** branch into **main** branch.

---

Copyright 2014-2016 Freescale Semiconductor, Inc.

Copyright 2016-2025 NXP

### eRPC Getting Started

**Overview** This *Getting Started User Guide* shows software developers how to use Remote Procedure Calls (RPC) in embedded multicore microcontrollers (eRPC).

The eRPC documentation is located in the `<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/doc` folder.

**Create an eRPC application** This section describes a generic way to create a client/server eRPC application:

1. **Design the eRPC application:** Decide which data types are sent between applications, and define functions that send/receive this data.
2. **Create the IDL file:** The IDL file contains information about data types and functions used in an eRPC application, and is written in the IDL language.
3. **Use the eRPC generator tool:** This tool takes an IDL file and generates the shim code for the client and the server-side applications.
4. **Create an eRPC application:**
  1. Create two projects, where one project is for the client side (primary core) and the other project is for the server side (secondary core).
  2. Add generated files for the client application to the client project, and add generated files for the server application to the server project.
  3. Add infrastructure files.
  4. Add user code for client and server applications.
  5. Set the client and server project options.
5. **Run the eRPC application:** Run both the server and the client applications. Make sure that the server has been run before the client request was sent.

A specific example follows in the next section.


**Multicore server application** The “Matrix multiply” eRPC server project is located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmmsg/cm4/iar`

The project files for the eRPC server have the `_cm4` suffix.

**Server project basic source files** The startup files, board-related settings, peripheral drivers, and utilities belong to the basic project source files and form the skeleton of all MCUXpresso SDK applications. These source files are located in:

- `<MCUXpressoSDK_install_dir>/devices/<device>`
- `<MCUXpressoSDK_install_dir>/boards/<board_name>/multicore_examples/<example_name>/`



|


**Parent topic:** Multicore server application

**Server related generated files** The server-related generated files are:

- erpc\_\_matric\_\_multiply.h
- erpc\_\_matrix\_\_multiply\_\_server.h
- erpc\_\_matrix\_\_multiply\_\_server.cpp

The server-related generated files contain the shim code for functions and data types declared in the IDL file. These files also contain functions for the identification of client requested functions, data deserialization, calling requested function's implementations, and data serialization and return, if requested by the client. These shim code files can be found in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_common/erpc\_matrix\_multiply/



**Parent topic:** Multicore server application


**Server infrastructure files** The eRPC infrastructure files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/erpc_c`

The **erpc\_c** folder contains files for creating eRPC client and server applications in the C/C++ language. These files are distributed into subfolders.



- The **infra** subfolder contains C++ infrastructure code used to build server and client applications.
  - Four files, `erpc_server.hpp`, `erpc_server.cpp`, `erpc_simple_server.hpp`, and `erpc_simple_server.cpp`, are used for running the eRPC server on the server-side applications. The simple server is currently the only implementation of the server, and its role is to catch client requests, identify and call requested functions, and send data back when requested.
  - Three files (`erpc_codec.hpp`, `erpc_basic_codec.hpp`, and `erpc_basic_codec.cpp`) are used for codecs. Currently, the basic codec is the initial and only implementation of the codecs.
  - The `erpc_common.hpp` file is used for common eRPC definitions, typedefs, and enums.
  - The `erpc_manually_constructed.hpp` file is used for allocating static storage for the used objects.
  - Message buffer files are used for storing serialized data: `erpc_message_buffer.h` and `erpc_message_buffer.cpp`.
  - The `erpc_transport.h` file defines the abstract interface for transport layer.
- The **port** subfolder contains the eRPC porting layer to adapt to different environments.
  - `erpc_port.h` file contains definition of `erpc_malloc()` and `erpc_free()` functions.
  - `erpc_port_stdlib.cpp` file ensures adaptation to `stdlib`.
  - `erpc_config_internal.h` internal erpc configuration file.
- The **setup** subfolder contains a set of plain C APIs that wrap the C++ infrastructure, providing client and server init and deinit routines that greatly simplify eRPC usage in C-based projects. No knowledge of C++ is required to use these APIs.
  - The `erpc_server_setup.h` and `erpc_server_setup.cpp` files need to be added into the “Matrix multiply” example project to demonstrate the use of C-wrapped functions in this example.
  - The `erpc_transport_setup.h` and `erpc_setup_rpmsg_lite_remote.cpp` files need to be added into the project in order to allow the C-wrapped function for transport layer setup.
  - The `erpc_mbf_setup.h` and `erpc_setup_mbf_rpmsg.cpp` files need to be added into the project in order to allow message buffer factory usage.
- The **transports** subfolder contains transport classes for the different methods of communication supported by eRPC. Some transports are applicable only to host PCs, while others are applicable only to embedded or multicore systems. Most transports have corresponding client and server setup functions in the setup folder.
  - RPMsg-Lite is used as the transport layer for the communication between cores, `erpc_rpmsg_lite_base_transport.hpp`, `erpc_rpmsg_lite_transport.hpp`, and `erpc_rpmsg_lite_transport.cpp` files need to be added into the server project.



|


**Parent topic:**Multicore server application

**Server multicore infrastructure files** Because of the RPSMsg-Lite (transport layer), it is also necessary to include RPSMsg-Lite related files, which are in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/rpsmsg_lite/`

The multicore example applications also use the Multicore Manager software library to control the secondary core startup and shutdown. These source files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr/`



**Parent topic:** Multicore server application

**Server user code** The server's user code is stored in the `main_core1.c` file, located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg/cm4`


The `main_core1.c` file contains two functions:

- The **main()** function contains the code for the target board and eRPC server initialization. After the initialization, the matrix multiply service is added and the eRPC server waits for client's requests in the while loop.
- The **erpcMatrixMultiply()** function is the user implementation of the eRPC function defined in the IDL file.
- There is the possibility to write the application-specific eRPC error handler. The eRPC error handler of the matrix multiply application is implemented in the `erpc_error_handler.h` and `erpc_error_handler.cpp` files.

The eRPC-relevant code is captured in the following code snippet:

```
/* erpcMatrixMultiply function user implementation */
void erpcMatrixMultiply(const Matrix *matrix1, const Matrix *matrix2, Matrix *result_matrix)
{
    ...
}
int main()
{
    ...
    /* RPSMsg-Lite transport layer initialization */
    erpc_transport_t transport;
    transport = erpc_transport_rpmsg_lite_remote_init(src, dst, (void*)startupData,
    ERPC_TRANSPORT_RPMSG_LITE_LINK_ID, SignalReady, NULL);
    ...
    /* MessageBufferFactory initialization */
    erpc_mbf_t message_buffer_factory;
    message_buffer_factory = erpc_mbf_rpmsg_init(transport);
    ...
    /* eRPC server side initialization */
    erpc_server_t server;
    server = erpc_server_init(transport, message_buffer_factory);
    ...
    /* Adding the service to the server */
    erpc_service_t service = create_MatrixMultiplyService_service();
    erpc_add_service_to_server(server, service);
    ...
    while (1)
    {
        /* Process eRPC requests */
        erpc_status_t status = erpc_server_poll(server);
        /* handle error status */
        if (status != kErpcStatus_Success)
        {
            /* print error description */
            erpc_error_handler(status, 0);
            ...
        }
        ...
    }
}
```

Except for the application main file, there are configuration files for the RPMsg-Lite (rpmsg\_config.h) and eRPC (erpc\_config.h), located in the `<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg` folder.



**Parent topic:**Multicore server application

**Parent topic:**[Create an eRPC application](#)


**Multicore client application** The “Matrix multiply” eRPC client project is located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg/cm7/iar`

Project files for the eRPC client have the `_cm7` suffix.

**Client project basic source files** The startup files, board-related settings, peripheral drivers, and utilities belong to the basic project source files and form the skeleton of all MCUXpresso SDK applications. These source files are located in the following folders:

- `<MCUXpressoSDK_install_dir>/devices/<device>`
- `<MCUXpressoSDK_install_dir>/boards/<board_name>/multicore_examples/<example_name>/`



|


**Parent topic:**Multicore client application

**Client-related generated files** The client-related generated files are:

- erpc\_\_matric\_\_multiply.h
- erpc\_\_matrix\_\_multiply\_\_client.cpp

These files contain the shim code for the functions and data types declared in the IDL file. These functions also call methods for codec initialization, data serialization, performing eRPC requests, and de-serializing outputs into expected data structures (if return values are expected). These shim code files can be found in the <MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_common/erpc\_matrix\_multiply/service/ folder.





**Parent topic:**Multicore client application

**Client infrastructure files** The eRPC infrastructure files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/erpc_c`

The **erpc\_c** folder contains files for creating eRPC client and server applications in the C/C++ language. These files are distributed into subfolders.

- The **infra** subfolder contains C++ infrastructure code used to build server and client applications.

- Two files, `erpc_client_manager.h` and `erpc_client_manager.cpp`, are used for managing the client-side application. The main purpose of the client files is to create, perform, and release eRPC requests.
- Three files (`erpc_codec.hpp`, `erpc_basic_codec.hpp`, and `erpc_basic_codec.cpp`) are used for codecs. Currently, the basic codec is the initial and only implementation of the codecs.
- `erpc_common.h` file is used for common eRPC definitions, typedefs, and enums.
- `erpc_manually_constructed.hpp` file is used for allocating static storage for the used objects.
- Message buffer files are used for storing serialized data: `erpc_message_buffer.hpp` and `erpc_message_buffer.cpp`.
- `erpc_transport.hpp` file defines the abstract interface for transport layer.

The **port** subfolder contains the eRPC porting layer to adapt to different environments.

- `erpc_port.h` file contains definition of `erpc_malloc()` and `erpc_free()` functions.
- `erpc_port_stdlib.cpp` file ensures adaptation to `stdlib`.
- `erpc_config_internal.h` internal eRPC configuration file.

The **setup** subfolder contains a set of plain C APIs that wrap the C++ infrastructure, providing client and server init and deinit routines that greatly simplify eRPC usage in C-based projects. No knowledge of C++ is required to use these APIs.

- `erpc_client_setup.h` and `erpc_client_setup.cpp` files needs to be added into the “Matrix multiply” example project to demonstrate the use of C-wrapped functions in this example.
- `erpc_transport_setup.h` and `erpc_setup_rpmsg_lite_master.cpp` files needs to be added into the project in order to allow C-wrapped function for transport layer setup.
- `erpc_mbf_setup.h` and `erpc_setup_mbf_rpmsg.cpp` files needs to be added into the project in order to allow message buffer factory usage.

The **transports** subfolder contains transport classes for the different methods of communication supported by eRPC. Some transports are applicable only to host PCs, while others are applicable only to embedded or multicore systems. Most transports have corresponding client and server setup functions, in the setup folder.

- RPMsg-Lite is used as the transport layer for the communication between cores, `erpc_rpmsg_lite_base_transport.hpp`, `erpc_rpmsg_lite_transport.hpp`, and `erpc_rpmsg_lite_transport.cpp` files needs to be added into the client project.



|


**Parent topic:** Multicore client application

**Client multicore infrastructure files** Because of the RPSMsg-Lite (transport layer), it is also necessary to include RPSMsg-Lite related files, which are in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/rpsmsg_lite/`

The multicore example applications also use the Multicore Manager software library to control the secondary core startup and shutdown. These source files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr/`



|

**Parent topic:** Multicore client application

**Client user code** The client's user code is stored in the main\_core0.c file, located in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_example/erpc\_matrix\_multiply\_rpmsg/cm7

The main\_core0.c file contains the code for target board and eRPC initialization.

- After initialization, the secondary core is released from reset.
- When the secondary core is ready, the primary core initializes two matrix variables.
- The erpcMatrixMultiply eRPC function is called to issue the eRPC request and get the result.

It is possible to write the application-specific eRPC error handler. The eRPC error handler of the matrix multiply application is implemented in erpc\_error\_handler.h and erpc\_error\_handler.cpp files.


The matrix multiplication can be issued repeatedly, when pressing a software board button.

The eRPC-relevant code is captured in the following code snippet:

```
...
extern bool g_erpc_error_occurred;
...
/* Declare matrix arrays */
Matrix matrix1 = {0}, matrix2 = {0}, result_matrix = {0};
...
/* RPMsg-Lite transport layer initialization */
erpc_transport_t transport;
transport = erpc_transport_rpmsg_lite_master_init(src, dst,
ERPC_TRANSPORT_RPMSG_LITE_LINK_ID);
...
/* MessageBufferFactory initialization */
erpc_mbf_t message_buffer_factory;
message_buffer_factory = erpc_mbf_rpmsg_init(transport);
...
/* eRPC client side initialization */
erpc_client_t client;
client = erpc_client_init(transport, message_buffer_factory);
...
/* Set default error handler */
erpc_client_set_error_handler(client, erpc_error_handler);
...
while (1)
{
    /* Invoke the erpcMatrixMultiply function */
    erpcMatrixMultiply(matrix1, matrix2, result_matrix);
    ...
    /* Check if some error occurred in eRPC */
    if (g_erpc_error_occurred)
    {
        /* Exit program loop */
        break;
    }
    ...
}
```

Except for the application main file, there are configuration files for the RPMsg-Lite (rpmsg\_config.h) and eRPC (erpc\_config.h), located in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_matrix\_multiply\_rpmsg



Parent topic:Multicore client application

Parent topic:[Create an eRPC application](#)

**Multiprocessor server application** The “Matrix multiply” eRPC server project for multiprocessor applications is located in the `<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_server_matrix_multiply_<transport_layer>` folder.

Most of the multiprocessor application setup is the same as for the multicore application. The multiprocessor server application requires server-related generated files (server shim code), server infrastructure files, and the server user code. There is no need for server multicore infrastructure files (MCMGR and RPMsg-Lite). The RPMsg-Lite transport layer is replaced either by SPI or UART transports. The following table shows the required transport-related files per each transport type.

SPI	<eRPC base directory>/erpc_c/setup/erpc_setup_(d)spi_slave.cpp
	<eRPC base directory>/erpc_c/transports/erpc_(d)spi_slave_transport.hpp
	<eRPC base directory>/erpc_c/transports/erpc_(d)spi_slave_transport.cpp
UART	<eRPC base directory>/erpc_c/setup/erpc_setup_uart_cmsis.cpp

<eRPC base directory>/erpc\_c/transport/erpc\_uart\_cmsis\_transport.hpp

<eRPC base directory>/erpc\_c/transport/erpc\_uart\_cmsis\_transport.cpp

|

**Server user code** The server's user code is stored in the main\_server.c file, located in the <MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multiprocessor\_examples/erpc\_server\_matrix\_multiply\_<transport\_layer>/ folder.

The eRPC-relevant code with UART as a transport is captured in the following code snippet:

```
/* erpcMatrixMultiply function user implementation */
void erpcMatrixMultiply(Matrix matrix1, Matrix matrix2, Matrix result_matrix)
{
    ...
}
int main()
{
    ...
    /* UART transport layer initialization, ERPC_DEMO_UART is the structure of CMSIS UART driver.
    ↪operations */
    erpc_transport_t transport;
    transport = erpc_transport_cmsis_uart_init((void *)&ERPC_DEMO_UART);
    ...
    /* MessageBufferFactory initialization */
    erpc_mbf_t message_buffer_factory;
    message_buffer_factory = erpc_mbf_dynamic_init();
    ...
    /* eRPC server side initialization */
    erpc_server_t server;
    server = erpc_server_init(transport, message_buffer_factory);
    ...
    /* Adding the service to the server */
    erpc_service_t service = create_MatrixMultiplyService_service();
    erpc_add_service_to_server(server, service);
    ...
    while (1)
    {
        /* Process eRPC requests */
        erpc_status_t status = erpc_server_poll(server)
        /* handle error status */
        if (status != kErpcStatus_Success)
        {
            /* print error description */
            erpc_error_handler(status, 0);
            ...
        }
        ...
    }
}
```

**Parent topic:**Multiprocessor server application

**Multiprocessor client application** The “Matrix multiply” eRPC client project for multiprocessor applications is located in the <MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multiprocessor\_examples/erpc\_client\_matrix\_multiply\_<transport\_layer>/iar/ folder.

Most of the multiprocessor application setup is the same as for the multicore application. The multiprocessor server application requires client-related generated files (server shim code),



client infrastructure files, and the client user code. There is no need for client multicore infrastructure files (MCMGR and RPSMsg-Lite). The RPSMsg-Lite transport layer is replaced either by SPI or UART transports. The following table shows the required transport-related files per each transport type.

SPI	<eRPC base directory>/erpc_c/setup/erpc_setup_(d)spi_master.cpp
	<eRPC base directory>/erpc_c/transports/ erpc_(d)spi_master_transport.hpp
	<eRPC base directory>/erpc_c/transports/ erpc_(d)spi_master_transport.cpp
UART	<eRPC base directory>/erpc_c/setup/erpc_setup_uart_cmsis.cpp
	<eRPC base directory>/erpc_c/transports/erpc_uart_cmsis_transport.hpp
	<eRPC base directory>/erpc_c/transports/erpc_uart_cmsis_transport.cpp

**Client user code** The client's user code is stored in the `main_client.c` file, located in the `<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_client_matrix_multiply_<transport_layer>/` folder.

The eRPC-relevant code with UART as a transport is captured in the following code snippet:


```
...
extern bool g_erpc_error_occurred;
...
/* Declare matrix arrays */
Matrix matrix1 = {0}, matrix2 = {0}, result_matrix = {0};
...
/* UART transport layer initialization, ERPC_DEMO_UART is the structure of CMSIS UART driver
↳operations */
erpc_transport_t transport;
transport = erpc_transport_cmsis_uart_init((void *)&ERPC_DEMO_UART);
...
/* MessageBufferFactory initialization */
erpc_mbf_t message_buffer_factory;
message_buffer_factory = erpc_mbf_dynamic_init();
...
/* eRPC client side initialization */
erpc_client_t client;
client = erpc_client_init(transport,message_buffer_factory);
...
/* Set default error handler */
erpc_client_set_error_handler(client, erpc_error_handler);
...
while (1)
{
    /* Invoke the erpcMatrixMultiply function */
    erpcMatrixMultiply(matrix1, matrix2, result_matrix);
    ...
    /* Check if some error occurred in eRPC */
    if (g_erpc_error_occurred)
    {
        /* Exit program loop */
        break;
    }
    ...
}
```

**Parent topic:**Multiprocessor client application

**Parent topic:**Multiprocessor server application

Parent topic:[Create an eRPC application](#)

**Running the eRPC application** Follow the instructions in *Getting Started with MCUXpresso SDK* (document MCUXSDKGSUG) (located in the <MCUXpressoSDK\_install\_dir>/docs folder), to load both the primary and the secondary core images into the on-chip memory, and then effectively debug the dual-core application. After the application is running, the serial console should look like:



```

COM49:115200baud - Tera Term VT
File Edit Setup Control Window KanjiCode Help

Primary core started

Matrix #1
=====
 21  33  37  37   9
 23  45  43   0  32
 38  44   8  15  36
 18  18  38  44  16
 22  23   0  38   7

Matrix #2
=====
 11  23  27  45  11
  7  19  23  24   6
 32  26  49  43  16
 22  48  36  34  41
 27  20  32  31  11

eRPC request is sent to the server

Secondary core is running

Result matrix
=====
2703 4028 4759 4865 2637
2808 3142 4787 4956 1563
2284 3358 4122 4736 1821
2940 4176 4858 4868 2894
1428 2907 2715 3051 2015

Press the SW2 button to initiate the next matrix multiplication

```

For multiprocessor applications that are running between PC and the target evaluation board or between two boards, follow the instructions in the accompanied example readme files that provide details about the proper board setup and the PC side setup (Python).

Parent topic:[Create an eRPC application](#)

Parent topic:[eRPC example](#)

**eRPC example** This section shows how to create an example eRPC application called “Matrix multiply”, which implements one eRPC function (matrix multiply) with two function parameters (two matrices). The client-side application calls this eRPC function, and the server side performs the multiplication of received matrices. The server side then returns the result.

For example, use the NXP MIMXRT1170-EVK board as the target dual-core platform, and the IAR Embedded Workbench for ARM (EWARM) as the target IDE for developing the eRPC example.

- The primary core (CM7) runs the eRPC client.
- The secondary core (CM4) runs the eRPC server.
- RPMsg-Lite (Remote Processor Messaging Lite) is used as the eRPC transport layer.

The “Matrix multiply” application can be also run in the multi-processor setup. In other words, the eRPC client running on one SoC communicates with the eRPC server that runs on another SoC, utilizing different transport channels. It is possible to run the board-to-PC example (PC as the eRPC server and a board as the eRPC client, and vice versa) and also the board-to-board example. These multiprocessor examples are prepared for selected boards only.

| Multicore application source and project files | `<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore/`  
 | Multiprocessor application source and project files | `<MCUXpressoSDK_install_dir>/boards/<board_name>/multi`  
`<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_server_matrix_multiply_<tr`  
 | | eRPC source files | `<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/` | | RPLite  
 source files | `<MCUXpressoSDK_install_dir>/middleware/multicore/rplite/`

**Designing the eRPC application** The matrix multiply application is based on calling single eRPC function that takes 2 two-dimensional arrays as input and returns matrix multiplication results as another 2 two-dimensional array. The IDL file syntax supports arrays with the dimension length set by the number only (in the current eRPC implementation). Because of this, a variable is declared in the IDL dedicated to store information about matrix dimension length, and to allow easy maintenance of the user and server code.

For a simple use of the two-dimensional array, the alias name (new type definition) for this data type has been declared in the IDL. Declaring this alias name ensures that the same data type can be used across the client and server applications.

**Parent topic:** [eRPC example](#)

**Creating the IDL file** The created IDL file is located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_common/erpc_matrix_multiply/`

The created IDL file contains the following code:

```
program erpc_matrix_multiply
/*! This const defines the matrix size. The value has to be the same as the
Matrix array dimension. Do not forget to re-generate the erpc code once the
matrix size is changed in the erpc file */
const int32 matrix_size = 5;
/*! This is the matrix array type. The dimension has to be the same as the
matrix size const. Do not forget to re-generate the erpc code once the
matrix size is changed in the erpc file */
type Matrix = int32[matrix_size][matrix_size];
interface MatrixMultiplyService {
erpcMatrixMultiply(in Matrix matrix1, in Matrix matrix2, out Matrix result_matrix) ->
void
}
```

Details:

- The IDL file starts with the program name (*erpc\_matrix\_multiply*), and this program name is used in the naming of all generated outputs.
- The declaration and definition of the constant variable named *matrix\_size* follows next. The *matrix\_size* variable is used for passing information about the length of matrix dimensions to the client/server user code.
- The alias name for the two-dimensional array type (*Matrix*) is declared.
- The interface group *MatrixMultiplyService* is located at the end of the IDL file. This interface group contains only one function declaration *erpcMatrixMultiply*.
- As shown above, the function’s declaration contains three parameters of *Matrix* type: *matrix1* and *matrix2* are input parameters, while *result\_matrix* is the output parameter. Additionally, the returned data type is declared as *void*.

When writing the IDL file, the following order of items is recommended:

1. Program name at the top of the IDL file.
2. New data types and constants declarations.
3. Declarations of interfaces and functions at the end of the IDL file.

**Parent topic:** [eRPC example](#)

**Using the eRPC generator tool** | Windows OS | `<MCUXpressoSDK_install_dir>/middleware/multicore/tools/erpcgen/Linux_x64`  
| Linux OS | `<MCUXpressoSDK_install_dir>/middleware/multicore/tools/erpcgen/Linux_x86`  
`<MCUXpressoSDK_install_dir>/middleware/multicore/tools/erpcgen/Linux_x86`  
| | Mac OS | `<MCUXpressoSDK_install_dir>/middleware/multicore/tools/erpcgen/Mac`

The files for the “Matrix multiply” example are pre-generated and already a part of the application projects. The following section describes how they have been created.

- The easiest way to create the shim code is to copy the erpcgen application to the same folder where the IDL file (\*.erpc) is located; then run the following command:

```
erpcgen <IDL_file>.erpc
```

- In the “Matrix multiply” example, the command should look like:

```
erpcgen erpc_matrix_multiply.erpc
```

Additionally, another method to create the shim code is to execute the eRPC application using input commands:

- “-?”/”—help” – Shows supported commands.
- “-o <filePath>”/”—output<filePath>” – Sets the output directory.

For example,

```
<path_to_erpcgen>/erpcgen -o <path_to_output>  
<path_to_IDL>/<IDL_file_name>.erpc
```

For the “Matrix multiply” example, when the command is executed from the default erpcgen location, it looks like:

```
erpcgen -o
```

```
../../../../../boards/evkmimxrt1170/multicore_examples/erpc_common/erpc_matrix_multiply/service  
../../../../../boards/evkmimxrt1170/multicore_examples/erpc_common/erpc_matrix_multiply/service/erpc_matrix_mu
```

In both cases, the following four files are generated into the `<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_common/erpc_matrix_multiply/service` folder:

- `erpc_matrix_multiply.h`
- `erpc_matrix_multiply_client.cpp`
- `erpc_matrix_multiply_server.h`
- `erpc_matrix_multiply_server.cpp`

For multiprocessor examples, the eRPC file and pre-generated files can be found in the `<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_common/erpc_matrix_multiply/service` folder.

**For Linux OS users:**

- Do not forget to set the permissions for the eRPC generator application.
- Run the application as `./erpcgen...` instead of as `erpcgen ....`

Parent topic: [eRPC example](#)

**Create an eRPC application** This section describes a generic way to create a client/server eRPC application:

1. **Design the eRPC application:** Decide which data types are sent between applications, and define functions that send/receive this data.
2. **Create the IDL file:** The IDL file contains information about data types and functions used in an eRPC application, and is written in the IDL language.
3. **Use the eRPC generator tool:** This tool takes an IDL file and generates the shim code for the client and the server-side applications.
4. **Create an eRPC application:**
  1. Create two projects, where one project is for the client side (primary core) and the other project is for the server side (secondary core).
  2. Add generated files for the client application to the client project, and add generated files for the server application to the server project.
  3. Add infrastructure files.
  4. Add user code for client and server applications.
  5. Set the client and server project options.
5. **Run the eRPC application:** Run both the server and the client applications. Make sure that the server has been run before the client request was sent.

A specific example follows in the next section.


**Multicore server application** The “Matrix multiply” eRPC server project is located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmmsg/cm4/iar/`

The project files for the eRPC server have the `_cm4` suffix.

**Server project basic source files** The startup files, board-related settings, peripheral drivers, and utilities belong to the basic project source files and form the skeleton of all MCUXpresso SDK applications. These source files are located in:

- `<MCUXpressoSDK_install_dir>/devices/<device>`
- `<MCUXpressoSDK_install_dir>/boards/<board_name>/multicore_examples/<example_name>/`



|


**Parent topic:**Multicore server application

**Server related generated files** The server-related generated files are:

- erpc\_\_matric\_\_multiply.h
- erpc\_\_matrix\_\_multiply\_\_server.h
- erpc\_\_matrix\_\_multiply\_\_server.cpp

The server-related generated files contain the shim code for functions and data types declared in the IDL file. These files also contain functions for the identification of client requested functions, data deserialization, calling requested function's implementations, and data serialization and return, if requested by the client. These shim code files can be found in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_common/erpc\_matrix\_multiply/s



**Parent topic:**Multicore server application


**Server infrastructure files** The eRPC infrastructure files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/erpc_c`

The **erpc\_c** folder contains files for creating eRPC client and server applications in the C/C++ language. These files are distributed into subfolders.



- The **infra** subfolder contains C++ infrastructure code used to build server and client applications.
  - Four files, `erpc_server.hpp`, `erpc_server.cpp`, `erpc_simple_server.hpp`, and `erpc_simple_server.cpp`, are used for running the eRPC server on the server-side applications. The simple server is currently the only implementation of the server, and its role is to catch client requests, identify and call requested functions, and send data back when requested.
  - Three files (`erpc_codec.hpp`, `erpc_basic_codec.hpp`, and `erpc_basic_codec.cpp`) are used for codecs. Currently, the basic codec is the initial and only implementation of the codecs.
  - The `erpc_common.hpp` file is used for common eRPC definitions, typedefs, and enums.
  - The `erpc_manually_constructed.hpp` file is used for allocating static storage for the used objects.
  - Message buffer files are used for storing serialized data: `erpc_message_buffer.h` and `erpc_message_buffer.cpp`.
  - The `erpc_transport.h` file defines the abstract interface for transport layer.
- The **port** subfolder contains the eRPC porting layer to adapt to different environments.
  - `erpc_port.h` file contains definition of `erpc_malloc()` and `erpc_free()` functions.
  - `erpc_port_stdlib.cpp` file ensures adaptation to `stdlib`.
  - `erpc_config_internal.h` internal erpc configuration file.
- The **setup** subfolder contains a set of plain C APIs that wrap the C++ infrastructure, providing client and server init and deinit routines that greatly simplify eRPC usage in C-based projects. No knowledge of C++ is required to use these APIs.
  - The `erpc_server_setup.h` and `erpc_server_setup.cpp` files need to be added into the “Matrix multiply” example project to demonstrate the use of C-wrapped functions in this example.
  - The `erpc_transport_setup.h` and `erpc_setup_rpmsg_lite_remote.cpp` files need to be added into the project in order to allow the C-wrapped function for transport layer setup.
  - The `erpc_mbf_setup.h` and `erpc_setup_mbf_rpmsg.cpp` files need to be added into the project in order to allow message buffer factory usage.
- The **transports** subfolder contains transport classes for the different methods of communication supported by eRPC. Some transports are applicable only to host PCs, while others are applicable only to embedded or multicore systems. Most transports have corresponding client and server setup functions in the setup folder.
  - RPMsg-Lite is used as the transport layer for the communication between cores, `erpc_rpmsg_lite_base_transport.hpp`, `erpc_rpmsg_lite_transport.hpp`, and `erpc_rpmsg_lite_transport.cpp` files need to be added into the server project.



|


**Parent topic:** Multicore server application

**Server multicore infrastructure files** Because of the RPSMsg-Lite (transport layer), it is also necessary to include RPSMsg-Lite related files, which are in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/rpsmsg_lite/`

The multicore example applications also use the Multicore Manager software library to control the secondary core startup and shutdown. These source files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr/`



**Parent topic:**Multicore server application

**Server user code** The server's user code is stored in the `main_core1.c` file, located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg/cm4`


The `main_core1.c` file contains two functions:

- The **main()** function contains the code for the target board and eRPC server initialization. After the initialization, the matrix multiply service is added and the eRPC server waits for client's requests in the while loop.
- The **erpcMatrixMultiply()** function is the user implementation of the eRPC function defined in the IDL file.
- There is the possibility to write the application-specific eRPC error handler. The eRPC error handler of the matrix multiply application is implemented in the `erpc_error_handler.h` and `erpc_error_handler.cpp` files.

The eRPC-relevant code is captured in the following code snippet:

```
/* erpcMatrixMultiply function user implementation */
void erpcMatrixMultiply(const Matrix *matrix1, const Matrix *matrix2, Matrix *result_matrix)
{
    ...
}
int main()
{
    ...
    /* RPSMsg-Lite transport layer initialization */
    erpc_transport_t transport;
    transport = erpc_transport_rpmsg_lite_remote_init(src, dst, (void*)startupData,
    ERPC_TRANSPORT_RPMSG_LITE_LINK_ID, SignalReady, NULL);
    ...
    /* MessageBufferFactory initialization */
    erpc_mbf_t message_buffer_factory;
    message_buffer_factory = erpc_mbf_rpmsg_init(transport);
    ...
    /* eRPC server side initialization */
    erpc_server_t server;
    server = erpc_server_init(transport, message_buffer_factory);
    ...
    /* Adding the service to the server */
    erpc_service_t service = create_MatrixMultiplyService_service();
    erpc_add_service_to_server(server, service);
    ...
    while (1)
    {
        /* Process eRPC requests */
        erpc_status_t status = erpc_server_poll(server);
        /* handle error status */
        if (status != kErpcStatus_Success)
        {
            /* print error description */
            erpc_error_handler(status, 0);
            ...
        }
        ...
    }
}
```

Except for the application main file, there are configuration files for the RPMsg-Lite (rpmsg\_config.h) and eRPC (erpc\_config.h), located in the `<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg` folder.



**Parent topic:**Multicore server application

**Parent topic:**[Create an eRPC application](#)


**Multicore client application** The “Matrix multiply” eRPC client project is located in the following folder:

`<MCUXpressoSDK_install_dir>/boards/evkmimxrt1170/multicore_examples/erpc_matrix_multiply_rpmsg/cm7/iar`

Project files for the eRPC client have the `_cm7` suffix.

**Client project basic source files** The startup files, board-related settings, peripheral drivers, and utilities belong to the basic project source files and form the skeleton of all MCUXpresso SDK applications. These source files are located in the following folders:

- `<MCUXpressoSDK_install_dir>/devices/<device>`
- `<MCUXpressoSDK_install_dir>/boards/<board_name>/multicore_examples/<example_name>/`



|


**Parent topic:**Multicore client application

**Client-related generated files** The client-related generated files are:

- erpc\_\_matric\_\_multiply.h
- erpc\_\_matrix\_\_multiply\_\_client.cpp

These files contain the shim code for the functions and data types declared in the IDL file. These functions also call methods for codec initialization, data serialization, performing eRPC requests, and de-serializing outputs into expected data structures (if return values are expected). These shim code files can be found in the <MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_common/erpc\_matrix\_multiply/service/ folder.





**Parent topic:**Multicore client application

**Client infrastructure files** The eRPC infrastructure files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/erpc/erpc_c`

The **erpc\_c** folder contains files for creating eRPC client and server applications in the C/C++ language. These files are distributed into subfolders.

- The **infra** subfolder contains C++ infrastructure code used to build server and client applications.

- Two files, `erpc_client_manager.h` and `erpc_client_manager.cpp`, are used for managing the client-side application. The main purpose of the client files is to create, perform, and release eRPC requests.
- Three files (`erpc_codec.hpp`, `erpc_basic_codec.hpp`, and `erpc_basic_codec.cpp`) are used for codecs. Currently, the basic codec is the initial and only implementation of the codecs.
- `erpc_common.h` file is used for common eRPC definitions, typedefs, and enums.
- `erpc_manually_constructed.hpp` file is used for allocating static storage for the used objects.
- Message buffer files are used for storing serialized data: `erpc_message_buffer.hpp` and `erpc_message_buffer.cpp`.
- `erpc_transport.hpp` file defines the abstract interface for transport layer.

The **port** subfolder contains the eRPC porting layer to adapt to different environments.

- `erpc_port.h` file contains definition of `erpc_malloc()` and `erpc_free()` functions.
- `erpc_port_stdlib.cpp` file ensures adaptation to `stdlib`.
- `erpc_config_internal.h` internal eRPC configuration file.

The **setup** subfolder contains a set of plain C APIs that wrap the C++ infrastructure, providing client and server init and deinit routines that greatly simplify eRPC usage in C-based projects. No knowledge of C++ is required to use these APIs.

- `erpc_client_setup.h` and `erpc_client_setup.cpp` files needs to be added into the “Matrix multiply” example project to demonstrate the use of C-wrapped functions in this example.
- `erpc_transport_setup.h` and `erpc_setup_rpmsg_lite_master.cpp` files needs to be added into the project in order to allow C-wrapped function for transport layer setup.
- `erpc_mbf_setup.h` and `erpc_setup_mbf_rpmsg.cpp` files needs to be added into the project in order to allow message buffer factory usage.

The **transports** subfolder contains transport classes for the different methods of communication supported by eRPC. Some transports are applicable only to host PCs, while others are applicable only to embedded or multicore systems. Most transports have corresponding client and server setup functions, in the setup folder.

- RPMsg-Lite is used as the transport layer for the communication between cores, `erpc_rpmsg_lite_base_transport.hpp`, `erpc_rpmsg_lite_transport.hpp`, and `erpc_rpmsg_lite_transport.cpp` files needs to be added into the client project.



|


**Parent topic:** Multicore client application

**Client multicore infrastructure files** Because of the RPSMsg-Lite (transport layer), it is also necessary to include RPSMsg-Lite related files, which are in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/rpsmsg_lite/`

The multicore example applications also use the Multicore Manager software library to control the secondary core startup and shutdown. These source files are located in the following folder:

`<MCUXpressoSDK_install_dir>/middleware/multicore/mcmgr/`



|

**Parent topic:**Multicore client application

**Client user code** The client's user code is stored in the main\_core0.c file, located in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_example/erpc\_matrix\_multiply\_rpmsg/cm7

The main\_core0.c file contains the code for target board and eRPC initialization.

- After initialization, the secondary core is released from reset.
- When the secondary core is ready, the primary core initializes two matrix variables.
- The erpcMatrixMultiply eRPC function is called to issue the eRPC request and get the result.

It is possible to write the application-specific eRPC error handler. The eRPC error handler of the matrix multiply application is implemented in erpc\_error\_handler.h and erpc\_error\_handler.cpp files.


The matrix multiplication can be issued repeatedly, when pressing a software board button.

The eRPC-relevant code is captured in the following code snippet:

```
...
extern bool g_erpc_error_occurred;
...
/* Declare matrix arrays */
Matrix matrix1 = {0}, matrix2 = {0}, result_matrix = {0};
...
/* RPMsg-Lite transport layer initialization */
erpc_transport_t transport;
transport = erpc_transport_rpmsg_lite_master_init(src, dst,
ERPC_TRANSPORT_RPMSG_LITE_LINK_ID);
...
/* MessageBufferFactory initialization */
erpc_mbf_t message_buffer_factory;
message_buffer_factory = erpc_mbf_rpmsg_init(transport);
...
/* eRPC client side initialization */
erpc_client_t client;
client = erpc_client_init(transport, message_buffer_factory);
...
/* Set default error handler */
erpc_client_set_error_handler(client, erpc_error_handler);
...
while (1)
{
    /* Invoke the erpcMatrixMultiply function */
    erpcMatrixMultiply(matrix1, matrix2, result_matrix);
    ...
    /* Check if some error occurred in eRPC */
    if (g_erpc_error_occurred)
    {
        /* Exit program loop */
        break;
    }
    ...
}
```

Except for the application main file, there are configuration files for the RPMsg-Lite (rpmsg\_config.h) and eRPC (erpc\_config.h), located in the following folder:

<MCUXpressoSDK\_install\_dir>/boards/evkmimxrt1170/multicore\_examples/erpc\_matrix\_multiply\_rpmsg



Parent topic: Multicore client application

Parent topic: [Create an eRPC application](#)

**Multiprocessor server application** The “Matrix multiply” eRPC server project for multiprocessor applications is located in the `<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_server_matrix_multiply_<transport_layer>` folder.

Most of the multiprocessor application setup is the same as for the multicore application. The multiprocessor server application requires server-related generated files (server shim code), server infrastructure files, and the server user code. There is no need for server multicore infrastructure files (MCMGR and RPMsg-Lite). The RPMsg-Lite transport layer is replaced either by SPI or UART transports. The following table shows the required transport-related files per each transport type.

SPI	<eRPC base directory>/erpc_c/setup/erpc_setup_(d)spi_slave.cpp
	<eRPC base directory>/erpc_c/transports/erpc_(d)spi_slave_transport.hpp
	<eRPC base directory>/erpc_c/transports/erpc_(d)spi_slave_transport.cpp
UART	<eRPC base directory>/erpc_c/setup/erpc_setup_uart_cmsis.cpp

<eRPC base directory>/erpc\_c/transport/erpc\_uart\_cmsis\_transport.hpp

<eRPC base directory>/erpc\_c/transport/erpc\_uart\_cmsis\_transport.cpp

|

**Server user code** The server's user code is stored in the main\_server.c file, located in the <MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multiprocessor\_examples/erpc\_server\_matrix\_multiply\_<transport\_layer>/ folder.

The eRPC-relevant code with UART as a transport is captured in the following code snippet:

```
/* erpcMatrixMultiply function user implementation */
void erpcMatrixMultiply(Matrix matrix1, Matrix matrix2, Matrix result_matrix)
{
    ...
}
int main()
{
    ...
    /* UART transport layer initialization, ERPC_DEMO_UART is the structure of CMSIS UART driver.
    ↪operations */
    erpc_transport_t transport;
    transport = erpc_transport_cmsis_uart_init((void *)&ERPC_DEMO_UART);
    ...
    /* MessageBufferFactory initialization */
    erpc_mbf_t message_buffer_factory;
    message_buffer_factory = erpc_mbf_dynamic_init();
    ...
    /* eRPC server side initialization */
    erpc_server_t server;
    server = erpc_server_init(transport, message_buffer_factory);
    ...
    /* Adding the service to the server */
    erpc_service_t service = create_MatrixMultiplyService_service();
    erpc_add_service_to_server(server, service);
    ...
    while (1)
    {
        /* Process eRPC requests */
        erpc_status_t status = erpc_server_poll(server)
        /* handle error status */
        if (status != kErpcStatus_Success)
        {
            /* print error description */
            erpc_error_handler(status, 0);
            ...
        }
        ...
    }
}
```

**Parent topic:**Multiprocessor server application

**Multiprocessor client application** The “Matrix multiply” eRPC client project for multiprocessor applications is located in the <MCUXpressoSDK\_install\_dir>/boards/<board\_name>/multiprocessor\_examples/erpc\_client\_matrix\_multiply\_<transport\_layer>/iar/ folder.

Most of the multiprocessor application setup is the same as for the multicore application. The multiprocessor server application requires client-related generated files (server shim code),



client infrastructure files, and the client user code. There is no need for client multicore infrastructure files (MCMGR and RPSMsg-Lite). The RPSMsg-Lite transport layer is replaced either by SPI or UART transports. The following table shows the required transport-related files per each transport type.

SPI	<eRPC base directory>/erpc_c/setup/erpc_setup_(d)spi_master.cpp
	<eRPC base directory>/erpc_c/transports/ erpc_(d)spi_master_transport.hpp
	<eRPC base directory>/erpc_c/transports/ erpc_(d)spi_master_transport.cpp
UART	<eRPC base directory>/erpc_c/setup/erpc_setup_uart_cmsis.cpp
	<eRPC base directory>/erpc_c/transports/erpc_uart_cmsis_transport.hpp
	<eRPC base directory>/erpc_c/transports/erpc_uart_cmsis_transport.cpp

**Client user code** The client's user code is stored in the `main_client.c` file, located in the `<MCUXpressoSDK_install_dir>/boards/<board_name>/multiprocessor_examples/erpc_client_matrix_multiply_<transport_layer>/` folder.

The eRPC-relevant code with UART as a transport is captured in the following code snippet:


```
...
extern bool g_erpc_error_occurred;
...
/* Declare matrix arrays */
Matrix matrix1 = {0}, matrix2 = {0}, result_matrix = {0};
...
/* UART transport layer initialization, ERPC_DEMO_UART is the structure of CMSIS UART driver
↳operations */
erpc_transport_t transport;
transport = erpc_transport_cmsis_uart_init((void *)&ERPC_DEMO_UART);
...
/* MessageBufferFactory initialization */
erpc_mbf_t message_buffer_factory;
message_buffer_factory = erpc_mbf_dynamic_init();
...
/* eRPC client side initialization */
erpc_client_t client;
client = erpc_client_init(transport,message_buffer_factory);
...
/* Set default error handler */
erpc_client_set_error_handler(client, erpc_error_handler);
...
while (1)
{
    /* Invoke the erpcMatrixMultiply function */
    erpcMatrixMultiply(matrix1, matrix2, result_matrix);
    ...
    /* Check if some error occurred in eRPC */
    if (g_erpc_error_occurred)
    {
        /* Exit program loop */
        break;
    }
    ...
}
```

**Parent topic:**Multiprocessor client application

**Parent topic:**Multiprocessor server application

Parent topic:[Create an eRPC application](#)

**Running the eRPC application** Follow the instructions in *Getting Started with MCUXpresso SDK* (document MCUXSDKGSUG) (located in the <MCUXpressoSDK\_install\_dir>/docs folder), to load both the primary and the secondary core images into the on-chip memory, and then effectively debug the dual-core application. After the application is running, the serial console should look like:



```

COM49:115200baud - Tera Term VT
File Edit Setup Control Window KanjiCode Help

Primary core started

Matrix #1
=====
 21  33  37  37   9
 23  45  43   0  32
 38  44   8  15  36
 18  18  38  44  16
 22  23   0  38   7

Matrix #2
=====
 11  23  27  45  11
  7  19  23  24   6
 32  26  49  43  16
 22  48  36  34  41
 27  20  32  31  11

eRPC request is sent to the server

Secondary core is running

Result matrix
=====
2703 4028 4759 4865 2637
2808 3142 4787 4956 1563
2284 3358 4122 4736 1821
2940 4176 4858 4868 2894
1428 2907 2715 3051 2015

Press the SW2 button to initiate the next matrix multiplication

```

For multiprocessor applications that are running between PC and the target evaluation board or between two boards, follow the instructions in the accompanied example readme files that provide details about the proper board setup and the PC side setup (Python).

Parent topic:[Create an eRPC application](#)

Parent topic:[eRPC example](#)

**Other uses for an eRPC implementation** The eRPC implementation is generic, and its use is not limited to just embedded applications. When creating an eRPC application outside the embedded world, the same principles apply. For example, this manual can be used to create an eRPC application for a PC running the Linux operating system. Based on the used type of transport medium, existing transport layers can be used, or new transport layers can be implemented.

For more information and erpc updates see the [github.com/EmbeddedRPC](https://github.com/EmbeddedRPC).

**Note about the source code in the document** Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2024 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

**Changelog eRPC** All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](#), and this project adheres to [Semantic Versioning](#).

## Unreleased

### Added

### Fixed

- Python code of the eRPC infrastructure was updated to match the proper python code style, add type annotations and improve readability.

## 1.14.0

### Added

- Added Cmake/Kconfig support.
- Made java code jdk11 compliant, GitHub PR #432.
- Added imxrt1186 support into mu transport layer.
- erpcgen: Added assert for listType before usage, GitHub PR #406.

### Fixed

- eRPC: Sources reformatted.
- erpc: Fixed typo in semaphore get (mutex -> semaphore), and write it can fail in case of timeout, GitHub PR #446.
- erpc: Free the arbitrated client token from client manager, GitHub PR #444.

- erpc: Fixed Makefile, install the erpc\_simple\_server header, GitHub PR #447.
- erpc\_python: Fixed possible AttributeError and OSError on calling TCPTransport.close(), GitHub PR #438.
- Examples and tests consolidated.

### 1.13.0

#### Added

- erpc: Add BSD-3 license to endianness agnostic files, GitHub PR #417.
- eRPC: Add new Zephyr-related transports (zephyr\_uart, zephyr\_mbox).
- eRPC: Add new Zephyr-related examples.

#### Fixed

- eRPC,erpcgen: Fixing/improving markdown files, GitHub PR #395.
- eRPC: Fix Python client TCPTransports not being able to close, GitHub PR #390.
- eRPC,erpcgen: Align switch brackets, GitHub PR #396.
- erpc: Fix zephyr uart transport, GitHub PR #410.
- erpc: UART ZEPHYR Transport stop to work after a few transactions when using USB-CDC resolved, GitHub PR #420.

#### Removed

- eRPC,erpcgen: Remove cstbool library, GitHub PR #403.

### 1.12.0

#### Added

- eRPC: Add dynamic/static option for transport init, GitHub PR #361.
- eRPC,erpcgen: Winsock2 support, GitHub PR #365.
- eRPC,erpcgen: Feature/support multiple clients, GitHub PR #271.
- eRPC,erpcgen: Feature/buffer head - Framed transport header data stored in Message-Buffer, GitHub PR #378.
- eRPC,erpcgen: Add experimental Java support.

#### Fixed

- eRPC: Fix receive error value for spidev, GitHub PR #363.
- eRPC: UartTransport::init adaptation to changed driver.
- eRPC: Fix typo in assert, GitHub PR #371.
- eRPC,erpcgen: Move enums to enum classes, GitHub PR #379.
- eRPC: Fixed rpmsg tty transport to work with serial transport, GitHub PR #373.

### 1.11.0

#### Fixed

- eRPC: Makefiles update, GitHub PR #301.
- eRPC: Resolving warnings in Python, GitHub PR #325.
- eRPC: Python3.8 is not ready for usage of typing.Any type, GitHub PR #325.
- eRPC: Improved codec function to use reference instead of address, GitHub PR #324.
- eRPC: Fix NULL check for pending client creation, GitHub PR #341.
- eRPC: Replace sprintf with snprintf, GitHub PR #343.
- eRPC: Use MU\_SendMsg blocking call in MU transport.
- eRPC: New LPSPI and LPI2C transport layers.
- eRPC: Freeing static objects, GitHub PR #353.
- eRPC: Fixed casting in deinit functions, GitHub PR #354.
- eRPC: Align LIBUSB\_SIO.GetNumPorts API use with libusb\_sio python module v. 2.1.11.
- erpcgen: Renamed temp variable to more generic one, GitHub PR #321.
- erpcgen: Add check that string read is not more than max length, GitHub PR #328.
- erpcgen: Move to g++ in pytest, GitHub PR #335.
- erpcgen: Use build=release for make, GitHub PR #334.
- erpcgen: Removed boost dependency, GitHub PR #346.
- erpcgen: Mingw support, GitHub PR #344.
- erpcgen: VS build update, GitHub PR #347.
- erpcgen: Modified name for common types macro scope, GitHub PR #337.
- erpcgen: Fixed memcpy for template, GitHub PR #352.
- eRPC,erpcgen: Change default build target to release + adding artefacts, GitHub PR #334.
- eRPC,erpcgen: Remove redundant includes, GitHub PR #338.
- eRPC,erpcgen: Many minor code improvements, GitHub PR #323.

### 1.10.0

#### Fixed

- eRPC: MU transport layer switched to blocking MU\_SendMsg() API use.

### 1.10.0

#### Added

- eRPC: Add TCP\_NODELAY option to python, GitHub PR #298.

## Fixed

- eRPC: MUPort adaptation to new supported SoCs.
- eRPC: Simplifying CI with installing dependencies using shell script, GitHub PR #267.
- eRPC: Using event for waiting for sock connection in TCP python server, formatting python code, C specific includes, GitHub PR #269.
- eRPC: Endianness agnostic update, GitHub PR #276.
- eRPC: Assertion added for functions which are returning status on freeing memory, GitHub PR #277.
- eRPC: Fixed closing arbitrator server in unit tests, GitHub PR #293.
- eRPC: Makefile updated to reflect the correct header names, GitHub PR #295.
- eRPC: Compare value length to used length() in reading data from message buffer, GitHub PR #297.
- eRPC: Replace EXPECT\_TRUE with EXPECT\_EQ in unit tests, GitHub PR #318.
- eRPC: Adapt rpmsg\_lite based transports to changed rpmsg\_lite\_wait\_for\_link\_up() API parameters.
- eRPC, erpcgen: Better distinguish which file can and cannot be linked by C linker, GitHub PR #266.
- eRPC, erpcgen: Stop checking if pointer is NULL before sending it to the erpc\_free function, GitHub PR #275.
- eRPC, erpcgen: Changed api to count with more interfaces, GitHub PR #304.
- erpcgen: Check before reading from heap the buffer boundaries, GitHub PR #287.
- erpcgen: Several fixes for tests and CI, GitHub PR #289.
- erpcgen: Refactoring erpcgen code, GitHub PR #302.
- erpcgen: Fixed assigning const value to enum, GitHub PR #309.
- erpcgen: Enable runTesttest\_enumErrorCode\_allDirection, serialize enums as int32 instead of uint32.

### 1.9.1

## Fixed

- eRPC: Construct the USB CDC transport, rather than a client, GitHub PR #220.
- eRPC: Fix premature import of package, causing failure when attempting installation of Python library in a clean environment, GitHub PR #38, #226.
- eRPC: Improve python detection in make, GitHub PR #225.
- eRPC: Fix several warnings with deprecated call in pytest, GitHub PR #227.
- eRPC: Fix freeing union members when only default need be freed, GitHub PR #228.
- eRPC: Fix making test under Linux, GitHub PR #229.
- eRPC: Assert costumizing, GitHub PR #148.
- eRPC: Fix corrupt clientList bug in TransportArbitrator, GitHub PR #199.
- eRPC: Fix build issue when invoking g++ with -Wno-error=free-nonheap-object, GitHub PR #233.
- eRPC: Fix inout cases, GitHub PR #237.

- eRPC: Remove ERPC\_PRE\_POST\_ACTION dependency on return type, GitHub PR #238.
- eRPC: Adding NULL to ptr when codec function failed, fixing memcpy when fail is present during deserialization, GitHub PR #253.
- eRPC: MessageBuffer usage improvement, GitHub PR #258.
- eRPC: Get rid of serial and enum34 dependency (enum34 is in python3 since 3.4 (from 2014)), GitHub PR #247.
- eRPC: Several MISRA violations addressed.
- eRPC: Fix timeout for Freertos semaphore, GitHub PR #251.
- eRPC: Use of rpmsg\_lite\_wait\_for\_link\_up() in rpmsg\_lite based transports, GitHub PR #223.
- eRPC: Fix codec nullptr dereferencing, GitHub PR #264.
- erpcgen: Fix two syntax errors in erpcgen Python output related to non-encapsulated unions, improved test for union, GitHub PR #206, #224.
- erpcgen: Fix serialization of list/binary types, GitHub PR #240.
- erpcgen: Fix empty list parsing, GitHub PR #72.
- erpcgen: Fix templates for malloc errors, GitHub PR #110.
- erpcgen: Get rid of encapsulated union declarations in global scale, improve enum usage in unions, GitHub PR #249, #250.
- erpcgen: Fix compile error:UniqueIdChecker.cpp:156:104:'sort' was not declared, GitHub PR #265.

## 1.9.0

### Added

- eRPC: Allow used LIBUSBSIO device index being specified from the Python command line argument.

### Fixed

- eRPC: Improving template usage, GitHub PR #153.
- eRPC: run\_clang\_format.py cleanup, GitHub PR #177.
- eRPC: Build TCP transport setup code into liberpc, GitHub PR #179.
- eRPC: Fix multiple definitions of g\_client error, GitHub PR #180.
- eRPC: Fix memset past end of buffer in erpc\_setup\_mbf\_static.cpp, GitHub PR #184.
- eRPC: Fix deprecated error with newer pytest version, GitHub PR #203.
- eRPC, erpcgen: Static allocation support and usage of rpmsg static FreeRTOSs related API, GitHub PR #168, #169.
- erpcgen: Remove redundant module imports in erpcgen, GitHub PR #196.

## 1.8.1

### Added

- eRPC: New i2c\_slave\_transport transport introduced.

### Fixed

- eRPC: Fix misra erpc c, GitHub PR #158.
- eRPC: Allow conditional compilation of message\_loggers and pre\_post\_action.
- eRPC: (D)SPI slave transports updated to avoid busy loops in rtos environments.
- erpcgen: Re-implement EnumMember::hasValue(), GitHub PR #159.
- erpcgen: Fixing several misra issues in shim code, erpcgen and unit tests updated, GitHub PR #156.
- erpcgen: Fix bison file, GitHub PR #156.

### 1.8.0

### Added

- eRPC: Support win32 thread, GitHub PR #108.
- eRPC: Add mbed support for malloc() and free(), GitHub PR #92.
- eRPC: Introduced pre and post callbacks for eRPC call, GitHub PR #131.
- eRPC: Introduced new USB CDC transport.
- eRPC: Introduced new Linux spidev-based transport.
- eRPC: Added formatting extension for VSC, GitHub PR #134.
- erpcgen: Introduce ustring type for unsigned char and force cast to char\*, GitHub PR #125.

### Fixed

- eRPC: Update makefile.
- eRPC: Fixed warnings and error with using MessageLoggers, GitHub PR #127.
- eRPC: Extend error msg for python server service handle function, GitHub PR #132.
- eRPC: Update CMSIS UART transport layer to avoid busy loops in rtos environments, introduce semaphores.
- eRPC: SPI transport update to allow usage without handshaking GPIO.
- eRPC: Native \_WIN32 erpc serial transport and threading.
- eRPC: Arbitrator deadlock fix, TCP transport updated, TCP setup functions introduced, GitHub PR #121.
- eRPC: Update of matrix\_multiply.py example: Add -serial and -baud argument, GitHub PR #137.
- eRPC: Update of .clang-format, GitHub PR #140.
- eRPC: Update of erpc\_framed\_transport.cpp: return error if received message has zero length, GitHub PR #141.
- eRPC, erpcgen: Fixed error messages produced by -Wall -Wextra -Wshadow -pedantic-errors compiler flags, GitHub PR #136, #139.
- eRPC, erpcgen: Core re-formatted using Clang version 10.
- erpcgen: Enable deallocation in server shim code when callback/function pointer used as out parameter in IDL.
- erpcgen: Removed '\$' character from generated symbol name in '\_\$union' suffix, GitHub PR #103.



- erpcgen: Resolved mismatch between C++ and Python for callback index type, GitHub PR #111.
- erpcgen: Python generator improvements, GitHub PR #100, #118.
- erpcgen: Fixed error messages produced by -Wall -Wextra -Wshadow -pedantic-errors compiler flags, GitHub PR #136.

#### 1.7.4

##### Added

- eRPC: Support MU transport unit testing.
- eRPC: Adding mbed os support.

##### Fixed

- eRPC: Unit test code updated to handle service add and remove operations.
- eRPC: Several MISRA issues in rpmsg-based transports addressed.
- eRPC: Fixed Linux/TCP acceptance tests in release target.
- eRPC: Minor documentation updates, code formatting.
- erpcgen: Whitespace removed from C common header template.

#### 1.7.3

##### Fixed

- eRPC: Improved the test\_callbacks logic to be more understandable and to allow requested callback execution on the server side.
- eRPC: TransportArbitrator::prepareClientReceive modified to avoid incorrect return value type.
- eRPC: The ClientManager and the ArbitratedClientManager updated to avoid performing client requests when the previous serialization phase fails.
- erpcgen: Generate the shim code for destroy of statically allocated services.

#### 1.7.2

##### Added

- eRPC: Add missing doxygen comments for transports.

##### Fixed

- eRPC: Improved support of const types.
- eRPC: Fixed Mac build.
- eRPC: Fixed serializing python list.
- eRPC: Documentation update.

### 1.7.1

#### Fixed

- eRPC: Fixed semaphore in static message buffer factory.
- erpcgen: Fixed MU received error flag.
- erpcgen: Fixed tcp transport.

### 1.7.0

#### Added

- eRPC: List names are based on their types. Names are more deterministic.
- eRPC: Service objects are as a default created as global static objects.
- eRPC: Added missing doxygen comments.
- eRPC: Added support for 64bit numbers.
- eRPC: Added support of program language specific annotations.

#### Fixed

- eRPC: Improved code size of generated code.
- eRPC: Generating crc value is optional.
- eRPC: Fixed CMSIS Uart driver. Removed dependency on KSDK.
- eRPC: Forbid users use reserved words.
- eRPC: Removed outByref for function parameters.
- eRPC: Optimized code style of callback functions.

### 1.6.0

#### Added

- eRPC: Added @nullable support for scalar types.

#### Fixed

- eRPC: Improved code size of generated code.
- eRPC: Improved eRPC nested calls.
- eRPC: Improved eRPC list length variable serialization.

### 1.5.0

**Added**

- eRPC: Added support for unions type non-wrapped by structure.
- eRPC: Added callbacks support.
- eRPC: Added support @external annotation for functions.
- eRPC: Added support @name annotation.
- eRPC: Added Messaging Unit transport layer.
- eRPC: Added RPMSG Lite RTOS TTY transport layer.
- eRPC: Added version verification and IDL version verification between eRPC code and eRPC generated shim code.
- eRPC: Added support of shared memory pointer.
- eRPC: Added annotation to forbid generating const keyword for function parameters.
- eRPC: Added python matrix multiply example.
- eRPC: Added nested call support.
- eRPC: Added struct member “byref” option support.
- eRPC: Added support of forward declarations of structures
- eRPC: Added Python RPMsg Multiendpoint kernel module support
- eRPC: Added eRPC sniffer tool

**1.4.0****Added**

- eRPC: New RPMsg-Lite Zero Copy (RPMsgZC) transport layer.

**Fixed**

- eRPC: win\_flex\_bison.zip for windows updated.
- eRPC: Use one codec (instead of inCodec outCodec).

**[1.3.0]****Added**

- eRPC: New annotation types introduced (@length, @max\_length, ...).
- eRPC: Support for running both erpc client and erpc server on one side.
- eRPC: New transport layers for (LP)UART, (D)SPI.
- eRPC: Error handling support.

**[1.2.0]****Added**

- eRPC source directory organization changed.
- Many eRPC improvements.

### [1.1.0]

#### Added

- Multicore SDK 1.1.0 ported to KSDK 2.0.0.

### [1.0.0]

#### Added

- Initial Release

## 1.6 Multimedia

### 1.6.1 VGLite Graphics Driver

#### IMXRTVGLITEAPIRM

**Introduction** The VGLite Graphics API (Application Programming Interface) is designed to support 2D vector and 2D raster-based operations for rendering the interactive user interface that may include menus, fonts, curves, and images. The goal is to provide the maximum 2D vector/raster rendering performance, while keeping the memory footprint to the minimum.

**Note:** This document contains proprietary information of VeriSilicon Holdings Co., Ltd, and Vivante Corporation.

**VGLite Graphics API** The Vivante VGLite Graphics API is used to control the Vivante vector graphics hardware units that provide accelerated vector and raster operations.

The Vivante VGLite API is developed for use with Vivante GCNanoLiteV, GCNanoUltraV, GCNanoV, GC355, and GC555 hardware. GC355 and GC555 support the Khronos OpenVG 1.1 feature set, while GCNanoLiteV, GCNanoUltraV and GCNanoV have a feature set smaller than that required to pass Khronos OpenVG CTS.

The VGLite API driver V4 is a new design and implementation of the driver (from 2023Q1) to support the new generation 2.5D GPU (GC555), and the previous 2.5D GPU releases (GC255, GC265, GC355). The new V4 driver supports the new and improved VGLite API (version 3.0) and can generate the most CPU-efficient, customized driver build for a specific 2.5D GPU release based on the hardware feature set.

VGLite API supported features include: Porter-Duff Blending, Gradient Controls, Fast Clear, Arbitrary Rotations, Path Filling rules, Path painting, and Pattern Path Filling.

By default, VGLite API driver V4 supports one implicit global application context in a single thread. VGLite V4 driver does not support multithreaded applications, which is not suitable for embedded IoT devices.

**Parent topic:**[Introduction](#)

**API function group** The VGLite Graphics API has been designed to have independent function groups. It is permissible for a user to use only one of the function groups in the VGLite application:

- **Initialization** is used for initializing hardware and software structures
- **Blit API** is used for the raster part of rendering

- **Draw API** is used for 2D vector-based draw operations

**Parent topic:**[Introduction](#)

**API files** The VGLite source code is available as part of the NXP MCUXpresso SDK:

The VGLite graphics API functions are defined in the header file `VGLite/inc/vg_lite.h`.

All VGLite enumerations and data types are defined in `VGLite/inc/vg_lite.h`.

**Parent topic:**[Introduction](#)

**Hardware versions** The Vivante VGLite API is compatible with a range of Vivante Vector Graphics IPs including: GCNanoLiteV, GCNanoUltraV, GCNanoV, GC355, and GC555.

**Note:** A specific hardware version has customized feature set that may limit hardware support for some VGLite API options. The VGLite application can use the `vg_lite_query_feature` API to query specific VGLite feature availability.

Users can also check the `VGLite/VGLite/vg_lite_options.h` file which includes `CHIPID`, `REVISION`, `CID` to identify specific HW releases, and the `gcFEATURE_VG_*` macros to define the feature set for the HW release.

The `gcFEATURE_VG_*` macro values (except a few SW features) should NOT be changed. Otherwise, the VGLite driver does not function correctly on the specific HW release. Users can change the “SW Features” macro values to disable some software features, unnecessary error checks, or enable VGLite API trace for debug purposes.

.

**Parent topic:**[Introduction](#)

**Common parameters and error values** This chapter provides an overview of the common parameter types and the enumeration used for error reporting.

**Common parameter types** The VGLite graphics API uses a naming convention scheme wherein definitions are preceded by `vg_lite`.

Below is the list of types and structures in the driver implementation.

Nam	Type- def	Value										
vg_li	int	A signed 32-bit integer 0: FALSE; 1: TRUE.										
vg_li	char	A signed 8-bit integer										
vg_li	un- signe char	An unsigned 8-bit integer										
vg_li	short	A signed 16-bit integer										
vg_li	un- signe short	An unsigned 16-bit integer										
vg_li	int	A signed 32-bit integer										
vg_li	un- signe int	An unsigned 32-bit integer										
vg_li	un- signe long long	An unsigned 64-bit integer										
vg_li	float	A 32-bit single precision floating point number										
vg_li	dou- ble	A 64-bit double precision floating point number										
vg_li	char	A signed 8-bit integer										
vg_li	char*	A pointer to a character string										
vg_li	void*	A generic address pointer (void *). On 32-bit OS, it is a 32-bit address pointer. On 64-bit OS, it is a 64-bit address pointer.										
vg_li	void	The void type										
vg_li	vg_lit	A 32-bit color value The color value specifies the color used in various functions. The color is formed using 8-bit RGBA channels. The red channel is in the lower 8-bit of the color value, followed by the green and blue channels. The alpha channel is in the upper 8-bit of the color value.										
	<table><tr><td></td><td>31:24</td><td>23:16</td><td>15:8</td><td>7:0</td></tr><tr><td>vg_lite_color_t</td><td>A</td><td>B</td><td>G</td><td>R</td></tr></table>		31:24	23:16	15:8	7:0	vg_lite_color_t	A	B	G	R	<p>For L8 target formats, the RGB color is converted to L8 by using the default ITU-R BT.709 conversion rules.</p>
	31:24	23:16	15:8	7:0								
vg_lite_color_t	A	B	G	R								
VG_I	enun vg_lit	A signed 8-bit integer coordinate										
VG_I	enun vg_lit	A signed 16 bit integer coordinate										
VG_I	enun vg_lit	A signed 32-bit integer coordinate										
VG_I	enun vg_lit	A 32-bit floating point coordinate										

**Parent topic:** [Common parameters and error values](#)

**Enumerations for error reporting** This section describes enumerations used for error reporting.

`vg_lite_error_t` **enumeration** Most functions in the API include an error status via the `vg_lite_error_t` enumeration. API functions return the status of the command and will report `VG_LITE_SUCCESS` if successful with no errors. Possible error values include the values in the table below. `vg_lite_error_t` enumeration is used in many functions, including initialization, flush, blit, draw, gradient, and pattern functions.

vg_lite_error_t string values	Description
VG_LITE_GENERIC_IO	Cannot communicate with the kernel driver
VG_LITE_INVALID_ARGUMEN	An invalid argument was specified
VG_LITE_MULTI_THREAD_FA	Multi-thread/tasks fail ( <i>available from June 2020</i> )
VG_LITE_NO_CONTEXT	No context specified
VG_LITE_NOT_SUPPORT	Function call is not supported. Hardware support is not available.
VG_LITE_OUT_OF_MEMORY	Out of memory (driver heap)
VG_LITE_OUT_OF_RESOURC	Out of resources (OS heap)
VG_LITE_SUCCESS	Successful with no errors
VG_LITE_TIMEOUT	Timeout
VG_LITE_ALREADY_EXISTS	Object exists ( <i>available from August 2021</i> )
VG_LITE_NOT_ALIGNED	Data alignment error ( <i>available from August 2021</i> )

**Parent topic:**Enumerations for error reporting

**Parent topic:**[Common parameters and error values](#)

**Hardware product and feature information** These query functions can be used to identify the product and its key features and to get VGLite driver information.

**Enumerations for product and feature queries** This section describes enumerations used for product and feature queries.

**vg\_lite\_feature\_t enumeration** The following feature values may be queried for availability in compatible hardware. (*expanded March 2023 to support additional hardware for driver V4*)

Used in information function: `vg_lite_query_feature`.

vg_lite_feature_t string values	Description
gcFEATURE_BIT_VG_16PIXELS_ALIGN	Require 16 pixels aligned for the input pixel buffer
gcFEATURE_BIT_VG_24BIT	RGB888 or RGBA5658 formats support
gcFEATURE_BIT_VG_24BIT_PLANAR	24-bit planar format support
gcFEATURE_BIT_VG_AYUV_INPUT	AYUV input format support
gcFEATURE_BIT_VG_BORDER_CULLING	Border culling support
gcFEATURE_BIT_VG_COLOR_KEY	Color key support.
gcFEATURE_BIT_VG_COLOR_TRANSFORMATION	Color transform support.
gcFEATURE_BIT_VG_DEC_COMPRESS	DEC compression format output support
gcFEATURE_BIT_VG_DITHER	Dither support
gcFEATURE_BIT_VG_DOUBLE_IMAGE	Support two image source inputs
gcFEATURE_BIT_VG_FLEXA	FLEXA interface support
gcFEATURE_BIT_VG_GAMMA	Gamma support
gcFEATURE_BIT_VG_GAUSSIAN_BLUR	Gaussian blur sampling support
gcFEATURE_BIT_VG_GLOBAL_ALPHA	Global alpha support
gcFEATURE_BIT_VG_HW_PREMULTIPLY	HW supports alpha premultiply for image
gcFEATURE_BIT_VG_IM_DEC_INPUT	DEC compressed format input support
gcFEATURE_BIT_VG_IM_FASTCLEAR	Fast Clear support
gcFEATURE_BIT_VG_IM_INDEX_FORMAT	Index format support for image
gcFEATURE_BIT_VG_IM_INPUT	Blit and draw API support
gcFEATURE_BIT_VG_IM_REPEAT_REFLECT	Image repeat reflect mode support
gcFEATURE_BIT_VG_INDEX_ENDIAN	Index format endian support
gcFEATURE_BIT_VG_LINEAR_GRADIENT_EXT	Support for extended linear gradient capabilities

continues on next page

Table 1 – continued from previous page

vg_lite_feature_t string values	Description
gcFEATURE_BIT_VG_LVGL_SUPPORT	LVGL blend mode support
gcFEATURE_BIT_VG_MASK	Mask support
gcFEATURE_BIT_VG_MIRROR	Mirror support
gcFEATURE_BIT_VG_NEW_BLEND_MODE	New blend mode DARKEN/LIGHTEN support
gcFEATURE_BIT_VG_NEW_IMAGE_INDEX	New CLUT image index support
gcFEATURE_BIT_VG_PARALLEL_PATHS	New parallel path HW support
gcFEATURE_BIT_VG_PE_CLEAR	Pixel engine clear support
gcFEATURE_BIT_VG_PIXEL_MATRIX	Pixel matrix support
gcFEATURE_BIT_VG_QUALITY_8X	8x anti-aliasing path support
gcFEATURE_BIT_VG_RADIAL_GRADIENT	Radial gradient support
gcFEATURE_BIT_VG_RECTANGLE_TILED_OUT	Rectangle tiled output support
gcFEATURE_BIT_VG_RGBA2_FORMAT	RGBA2222 format support
gcFEATURE_BIT_VG_RGBA8_ETC2_EAC	ETC2/EAC compressed image format support
gcFEATURE_BIT_VG_SCISSOR	Scissor support
gcFEATURE_BIT_VG_SRC_PREMULTIPLIED	Source image alpha premultiplied
gcFEATURE_BIT_VG_STENCIL	Stencil image mode support
gcFEATURE_BIT_VG_STRIPE_MODE	Stripe mode support
gcFEATURE_BIT_VG_TESSELLATION_TILED_OUT	Tessellation tiled output support
gcFEATURE_BIT_VG_USE_DST	Read destination pixel support
gcFEATURE_BIT_VG_YUV_INPUT	YUV input format support
gcFEATURE_BIT_VG_YUV_OUTPUT	YUV format output support
gcFEATURE_BIT_VG_YUV_TILED_INPUT	YUV tiled input format support
gcFEATURE_BIT_VG_YUY2_INPUT	YUY2 input format support

**Parent topic:**Enumerations for product and feature queries

**Parent topic:**[Hardware product and feature information](#)

**Structures for product and feature queries** This section describes structures used for product and feature queries.

**vg\_lite\_info\_t structure** This structure is used to query VGLite driver information.

Used in function: `vg_lite_get_info_t`.

vg_lite_info_t member	Type	Description
api_version	vg_lite_uint32_t	VGLite API version
header_version	vg_lite_uint32_t	VGLite header version
release_version	vg_lite_uint32_t	VGLite driver release version
reserved	vg_lite_uint32_t	Reserved for future use

**Parent topic:**Structures for product and feature queries

**Parent topic:**[Hardware product and feature information](#)

**Functions for product and feature queries** This section describes functions used for product and feature queries.

**vg\_lite\_get\_product\_info** **Description:**

This function is used to identify the VGLite-compatible product.

**Syntax:**



```
uint32_t vg_lite_get_product_info (
    char      *name,
    uint32_t   *chip_id,
    uint32_t   *chip_rev
);
```

**Parameters:**

Name	Description
name	A character array to store the name of the chip.
chip_id	Stores an ID number for the chip.
chip_rev	Stores a revision number for the chip.

**Parent topic:**Functions for product and feature queries**vg\_lite\_get\_info** **Description:**

This function is used to query the VGLite driver information.

**Syntax:**

```
vg_lite_error_t vg_lite_get_info (
    vg_lite_info_t *info
);
```

**Parameters:**

Name	Description
info	Points to the VGLite driver information structure, which includes the API version, header version, and release version

**Parent topic:**Functions for product and feature queries**vg\_lite\_get\_register** **Description:**

This function can be used to read a GPU AHB register value given the AHB byte address of a register. Refer to the appropriate Vivante GPU AHB register specification documents for register descriptions. The value range of AHB accessible addresses for VGLite cores is usually 0x0 to 0x1FF and 0xA00 to 0xA7F.

**Syntax:**

```
vg_lite_error_t vg_lite_get_register (
    vg_lite_uint32_t address,
    vg_lite_uint32_t *result
);
```

**Parameters:**

Name	Description
address	Byte Address of the register which value you want.
*result	The registers value.

**Parent topic:**Functions for product and feature queries

**vg\_lite\_query\_feature** **Description:**

This function is used to query if a specific feature is available.

**Syntax:**

```
vg_lite_uint32_t vg_lite_query_feature (
    vg_lite_feature_t    feature
);
```

**Parameters:**

Name	Description
feature	Feature to be queried, as detailed in enum <code>vg_lite_feature_t</code>

**Returns:**

The feature is either not supported (0) or supported (1).

**Parent topic:** Functions for product and feature queries

**vg\_lite\_get\_mem\_size** **Description:**

This function queries whether there is any remaining allocated contiguous video memory. *(available from June 2020)*

**Syntax:**

```
vg_lite_error_t vg_lite_get_mem_size(
    vg_lite_uint32_t    *size
);
```

**Parameters:**

Name	Description
size	Pointer to the remaining allocated contiguous video memory.

**Returns:**

Returns `VG_LITE_SUCCESS` if the query is successful and memory is available. Returns `VG_LITE_NO_CONTEXT` if the driver is not initialized or there is no available memory.

**Parent topic:** Functions for product and feature queries

**Parent topic:** [Hardware product and feature information](#)

**API control** Before calling any VGLite API function, the application must initialize the VGLite implicit (global) context by calling `vg_lite_init()`, which will fill in a features table, reset the fast-clear buffer, reset the compositing target buffer and allocate the command and tessellation buffers.

The VGLite driver only supports one current context and one thread to issue commands to the Vivante Vector Graphics hardware. The VGLite driver does not support multiple concurrent contexts running simultaneously in multiple threads/processes, as the VGLite kernel driver does not support context switching. A VGLite application can only use a single context at any time to issue commands to the Vivante Vector Graphics hardware. If a VGLite application must switch contexts, `vg_lite_close()` must be called to close the current context in the current thread, then

`vg_lite_init()` can be called to initialize a new context either in the current thread or from another thread/process.

**Context initialization and control functions** This section provides an overview of the context initialization and control functions.

#### `vg_lite_init` Description:

This function initializes the memory and data structures needed for VGLite draw/blit functions, by allocating memory for the command buffer and a tessellation buffer of the specified size.

GC555 has a newly designed hardware tessellation module that requires less memory for the tessellation buffer than GC355 and GNanoLite-V. Specifically, the GC555 required tessellation buffer size is “buffer\_height \* 128 byte”. `vg_lite_init` API can simply be called with the render buffer “width” and “height” as the input parameters for GC555. This results in the best path to tessellation performance.

GC355 and GCNanoLiteV hardware tessellation module requires a tessellation buffer with size “buffer\_height \* buffer\_width \* 8 byte”. If system memory is limited, the application can define a smaller tessellation window based on the amount of memory available. GPU hardware can process the entire render buffer path tessellation in multiple passes with the tessellation window sliding across the render buffer. The multi-pass path tessellation with the smaller tessellation window has a certain performance overhead.

The minimum tessellation window that can be used is 16x16. If `tess_height` or `tess_width` is less than 0 in `vg_lite_init` API, then no path tessellation buffer is created and path drawing APIs do not work, only blit APIs can be used after `vg_lite_init`.

If this would be the first context that accesses the hardware, the hardware is turned on and initialized. If a new context must be initialized, `vg_lite_close` must be called to close the current context. Otherwise, `vg_lite_init` will return an error.

#### Syntax:

```
vg_lite_error_t vg_lite_init (
    vg_lite_int32_t      tess_width,
    vg_lite_int32_t      tess_height
);
```

#### Parameters:

Name	Description
<code>tess_w</code>	Width of tessellation window. Maximum cannot be greater than render buffer width. If less than or equal to 0, then no tessellation buffer is created, in which case only blit APIs can be used afterward.
<code>tess_h</code>	Height of tessellation window. Maximum cannot be greater than render buffer height. If less than or equal to 0, then no tessellation buffer is created, in which case blit APIs can be used afterward.

#### Returns:

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_close** **Description:**

This function deallocates all the resources and free up all the memory that was initialized earlier by the `vg_lite_init` function. It will also turn OFF the hardware automatically if this was the only active context.

**Syntax:**

```
vg_lite_error_t vg_lite_close (  
    void  
);
```

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_flush** **Description:**

This function explicitly submits the command buffer to the GPU without waiting for it to complete. *(From Dec 2019, return type is `vg_lite_error_t`, previously was `void`.)*

**Syntax:**

```
vg_lite_error_t vg_lite_flush (  
    void  
);
```

**Returns:**

Returns `VG_LITE_SUCCESS` if the flush is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_finish** **Description:**

This function explicitly submits the command buffer to the GPU and waits for it to complete.

**Syntax:**

```
vg_lite_error_t vg_lite_finish (  
    void  
);
```

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_frame\_delimiter** **Description:**

This function sets a flag for GPU to signal the completion of current frame. A `vg_lite_finish` is called by default within this API. The enum `VG_LITE_FRAME_END_FLAG` is the only value that can be set by flag parameter.

**Syntax:**

```
vg_lite_error_t vg_lite_frame_delimiter (
    vg_lite_frame_flag_t flag
);
```

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_set\_command\_buffer\_size** **Description:**

This function is optional. If used, call it before vg\_lite\_init if you want to change the command buffer size. *(available from March 2020)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_command_buffer_size (
    vg_lite_uint32_t      size
);
```

**Parameters:**

Name	Description
size	Size of the VGLite Command buffer. Default is 64K.

**Returns:**

Returns VG\_LITE\_SUCCESS if the flush is successful. See vg\_lite\_error\_t enumeration for other return codes.

**Parent topic:**Context initialization and control functions

**vg\_lite\_set\_command\_buffer** **Description:**

This function sets a user-defined external memory buffer (physical, 64-byte aligned) as the VGLite command buffer. By default, the VGLite driver allocates a static command buffer internally. Thus, it is not necessary for an application to allocate and set the command buffer. This function is only used for devices where an application needs to allocate the command buffer dynamically. *(from December 2021)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_command_buffer (
    vg_lite_uint32_t      physical,
    vg_lite_uint32_t      size
);
```

**Parameters:**

Name	Description
physical	The physical address of a memory buffer. The address must be 64-byte aligned.
size	The size of memory buffer. The size must be 128-byte aligned.

**Returns:**

Returns VG\_LITE\_SUCCESS if the command buffer set is successful. See vg\_lite\_error\_t enumeration for other return codes.

**Parent topic:**Context initialization and control functions

`vg_lite_set_tess_buffer` **Description:**

This function specifies a memory buffer from an application as the VGLite driver's tessellation buffer. By default, the VGLite driver allocates a static tessellation buffer internally. Thus, it is not necessary for an application to allocate and set the tessellation buffer. This function is only used for devices where the application needs to allocate the tessellation buffer dynamically. (*from December 2021*)

**Syntax:**

```
vg_lite_error_t vg_lite_set_tess_buffer (
    vg_lite_uint32_t      physical,
    vg_lite_uint32_t      size
);
```

**Parameters:**

Name	Description
physi- cal	The physical address of a tessellation buffer. The address must be 64-byte aligned.
size	The size of tessellation buffer. tessellation buffer size = target buffer's height * 128B.

**Returns:**

Returns VG\_LITE\_SUCCESS if the tessellation buffer set is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:**Context initialization and control functions

`vg_lite_set_memory_pool` **Description:**

This function sets the specific memory pool from which certain type of buffers, VG\_LITE\_COMMAND\_BUFFER, VG\_LITE\_TESSELLATION\_BUFFER, or VG\_LITE\_RENDER\_BUFFER, should be allocated. By default, all types of buffers are allocated from VG\_LITE\_MEMORY\_POOL\_1. This API must be called before `vg_lite_init()` for setting VG\_LITE\_COMMAND\_BUFFER or VG\_LITE\_TESSELLATION\_BUFFER memory pools. This API can be called anytime for VG\_LITE\_RENDER\_BUFFER to affect the following `vg_lite_allocate()` calls. (*from December 2023*)

**Syntax:**

```
vg_lite_error_t vg_lite_set_memory_pool (
    vg_lite_buffer_type_t      type,
    vg_lite_memory_pool_t      pool
);
```

**Parameters:**

Nam	Description
type	The buffer type (VG_LITE_COMMAND_BUFFER, VG_LITE_TESSELLATION_BUFFER, or VG_LITE_RENDER_BUFFER) to be allocated from memory pool.
pool	The memory pool (VG_LITE_MEMORY_POOL_1, VG_LITE_MEMORY_POOL_2) from which the buffer type should be allocated.

**Returns:**

Returns VG\_LITE\_SUCCESS if the memory pool set is successful. See `vg_lite_error_t` enumeration for other return codes.

**Parent topic:** Context initialization and control functions

**Parent topic:** [API control](#)

**Pixel buffers** This chapter provides an overview of the pixel buffer alignment, cache, internal representation, enumerations, structures, and functions.

**Pixel buffer alignment** The VGLite hardware requires the pixel buffer start address and stride to be properly byte-aligned to work correctly. The start address and stride alignment requirement for a pixel buffer depends on the specific pixel format, and `gcFEATURE_VG_16PIXELS_ALIGNED` value (0/1) in `vg_lite_options.h` file.

**Parent topic:** [Pixel buffers](#)

**Pixel cache** The Vivante Imaging Engine (IM) includes two fully associative caches. Each cache has 8 lines. Each line has 64 bytes. In this case, one cache line can hold either a 4x4-pixel tile or a 16x1-pixel row.

**Parent topic:** [Pixel buffers](#)

**Internal representation** For non-32-bit color formats, each pixel is extended to 32 bits as follows:

If the source and destination formats have the same color format, but differ in the number of bits per color channel, the source channel is multiplied by  $(2d-1)/(2s-1)$  and is rounded to the nearest integer, where:

- **d** is the number of bits in the destination channel
- **s** is the number of bits in the source channel

**Example:** a b11111 5-bit source channel gets converted to an 8-bit destination b11111000.

The YUV formats are internally converted to RGB. The pixel selection is unified for all formats by using the LSB of the coordinate.

**Parent topic:** [Pixel buffers](#)

**Pixel buffer enumerations** This section provides an overview of the pixel buffer enumerations.

**vg\_lite\_buffer\_format\_t enumeration** This enumeration specifies the color format to use for a buffer. This applies to both image and Render Target. Formats include supported swizzles for RGB. For YUV swizzles, use the related values and parameters in `vg_lite_swizzle_t`.

The application shall use the `vg_lite_query_feature` API to determine support for some hardware-specific formats. For example, related `vg_lite_feature_t` enum values include `gcFEATURE_BIT_VG_RGBA2_FORMAT` and `gcFEATURE_BIT_VG_IM_INDEX_FORMAT`.

*(Alignment columns refined March and Sept 2023)*

Used in structure: `vg_lite_buffer_t`.

See also `vg_lite_blit`, `vg_lite_clear`, `vg_lite_draw`.














**Attention: OpenVG VGImageFormat Note:** The bits for each color channel are stored within a machine word from MSB to LSB in the order indicated by the pixel format name. This is the opposite of the original VG\_LITE\_\* formats that are ordered from LSB to MSB. The formats with the same organization are listed in the same row as their VG\_Lite counterparts.


**Attention: Original VGLite API Image Format Note:** The bits for each color channel are stored within a machine word from LSB to MSB in the order indicated by the pixel format name. This is the opposite of the OPENVG VG\_\* formats that are ordered from MSB to LSB.

The following codes, as also used in OpenVG 1.1 Specification Table 11, are used for format description:

- A - Alpha channel
- B - Blue color channel
- G - Green color channel
- R - Red color channel
- X - Uninterpreted padding byte or bit
- L - Grayscale
- BW - 1-bit black and white
- l - Linear color space
- s - Non-linear (sRGB) color space
- PRE - Alpha values are premultiplied



vg_lite_buffer_format_t String Value	Description	Supported as source	Supported as destination	Start address/alignment: bytes	Stride
VG_LITE_ABGR8888 VG_sRGBA_8888 VG_sRGBA_8888_PRE VG_IRGBA_8888 VG_IRGBA_8888_PRE	32-bit ABGR format with 8 bits per color channel. Alpha is in bits 7:0, blue in bits 15:8, green in bits 23:16, and the red channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_ARGB8888 VG_sBGRA_8888 VG_sBGRA_8888_PRE VG_IBGRA_8888 VG_IBGRA_8888_PRE	32-bit ARGB format with 8 bits per color channel. Alpha is in bits 7:0, red in bits 15:8, green in bits 23:16, and the blue channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_BGRA8888 VG_sARGB_8888 VG_sARGB_8888_PRE VG_IARGB_8888 VG_IARGB_8888_PRE	32-bit BGRA format with 8 bits per color channel. Blue in bits 7:0, green in bits 15:8, red is in bits 23:16, and the alpha channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_RGBA8888 VG_sABGR_8888 VG_sABGR_8888_PRE VG_IABGR_8888 VG_IABGR_8888_PRE	32-bit RGBA format with 8 bits per color channel. Red is in bits 7:0, green in bits 15:8, blue in bits 23:16, and the alpha channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_BGRX8888 VG_sXRGB_8888 VG_IXRGB_8888	32-bit BGRX format with 8 bits per color channel. Blue in bits 7:0, green in bits 15:8, red is in bits 23:16, and the X channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_RGBX8888 VG_sXBGR_8888 VG_IXBGR_8888	32-bit RGBX format with 8 bits per color channel. Red is in bits 7:0, green in bits 15:8, blue in bits 23:16, and the X channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_XBGR8888 RGBX VG_sRGBX_8888 VG_IRGBX_8888	32-bit XBGR format with 8 bits per color channel. The X channel is in bits 7:0, blue in bits 15:8, green in bits 23:16, and the red channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_XRGB8888 VG_sBGRX_8888 VG_IBGRX_8888	32-bit XRGB format with 8 bits per color channel. The X channel is in bits 7:0, red in bits 15:8, green in bits 23:16, and the blue channel is in bits 31:24. 	Yes	Yes	Start	4B / Stride 64B
VG_LITE_ABGR1555 VG_sRGBA_5551	16-bit ABGR format with 5 bits per color channel and one bit alpha. The alpha channel is in bit 0:0, blue in bits 5:1, green in bits 10:6 and the red channel is in bits 15:11. 	Yes	Yes	Start	4B / Stride 32B
VG_LITE_ARGB1555 VG_sBGRA_5551	16-bit ARGB format with 5 bits per color channel and one bit alpha. The alpha channel is bit 0:0, red in bits 5:1, green in bits 10:6 and the blue channel is in bits 15:11. 	Yes	Yes	Start	4B / Stride 32B
VG_LITE_BGRA5551 VG_sARGB_1555	16-bit BGRA format with 5 bits per color channel and one bit alpha. Blue is in bit 4:0, green in bits 9:5, red in bits 14:0 and the alpha channel is bit 15:15. 	Yes	Yes	Start	4B / Stride 32B
VG_LITE_RGBA5551 VG_sABGR_1555	16-bit RGBA format with 5 bits per color channel and one bit alpha. Red is in bit 4:0, green in bits 9:5, blue in bits 14:0 and the alpha channel is bit 15:15. 	Yes	Yes	Start	4B / Stride 32B
1.6. Multimedia					157
VG_LITE_BGR565 VG_sRGB_565	16-bit BGR format with 5 and 6 bits per color channel. Blue is in bits 4:0, green in bits 10:5 and the red channel is in bits 15:11. 	Yes	Yes	Start	4B / Stride 32B
	16-bit RGB format with 5 or 6 bits per color channel.				

Hardware-dependent formats for vg_lite_buffer_format_t	Description	Supported as source	Supported as destination	Alignment (bytes)
VG_LITE_ABGR2222	8-bit BGRA format with 2 bits per color channel. Alpha is in bits 1:0, blue in bits 3:2, green in bits 5:4 and the red channel is in bits 7:6. 	Yes	Yes	Start 4B / Stride 16B
VG_LITE_ARGB2222	8-bit BGRA format with 2 bits per color channel. Alpha is in bits 1:0, red in bits 3:2, green in bits 5:4 and the blue channel is in bits 7:6. 	Yes	Yes	Start 4B / Stride 16B
VG_LITE_BGRA2222	8-bit BGRA format with 2 bits per color channel. Blue is in bits 1:0, green in bits 3:2, red in bits 5:4 and the alpha channel is in bits 7:6. 	Yes	Yes	Start 4B / Stride 16B
VG_LITE_RGBA2222	8-bit RGBA format with 2 bits per color channel. Red is in bits 1:0, green in bits 3:2, blue in bits 5:4 and the alpha channel is in bits 7:6. 	Yes	No	8B
VG_LITE_INDEX_1	1-bit index format	Yes	No	8B
VG_LITE_INDEX_2	2-bit index format	Yes	No	both 8B
VG_LITE_INDEX_4	4-bit index format	Yes	No	both 8B
VG_LITE_INDEX_8	8-bit index format	Yes	No	both 16B
VG_LITE_NV12_TILED	Supertiled (8x8 pixels), planar YUV format, 96-bit for 4 pixels. Y plane is 32 bits for 4 pixels and is organized in 64 pixel super tiles (8x8 Y); UV plane is 64 bits for 4 pixels. Pixels are organized in super tiles are (4x4 UV pairs), available for Source IMAGE only on the supporting hardware. 	Yes	No	Y: both 16 Bytes UV: both 8 Bytes
VG_LITE_ANV12_TILED	Pixel organization as NV12_TILED but with an Alpha Buffer is also supertiled, available for Source IMAGE only on the supporting hardware. 	Yes	No	A, Y: both 16 Bytes UV: both 8 Bytes
VG_LITE_AYUY2_TILEI	Supertiled (8x8) and packed YUV format a with separate tiled Alpha Buffer. Y0 is in bits 7:0 and V is in bits 31:23, available for Source IMAGE only on the supporting hardware. 	Yes	No	both 32B
VG_LITE_RGB888	24-bit RGB format with 8 bits per color channel. Red is in bits 7:0, green in bits 15:8, blue in bits 23:16. 	Yes	Yes	Start 4B / Stride 32B
VG_LITE_BGR888	24-bit RGB format with 8 bits per color channel. Blue is in bits 7:0, green in bits 15:8, red in bits 23:16. 		Yes	Yes
VG_LITE_ARGB8565	24-bit RGBA format with 4 and 5 bits per color channel. The alpha channel is in bit 7:0, red in bits 12:8, green in bits 18:13 and the blue in bits 23:19. 		Yes	Yes
VG_LITE_BGRA5658	24-bit RGBA format with 4 and 5 bits per color channel. Blue is in bits 4:0, green in bits 10:5, red in bits 15:11, alpha channel is in bit 23:16. 	Yes	Yes	Start 4B / Stride 32B

**Parent topic:**Pixel buffer enumerations

**Image buffer alignment requirement** The image (or source) buffer alignment requirement depends on the specific pixel format, and some `gcFEATURE_*_ALIGNED` defines in the `vg_lite_options.h` file.

Image format	Bits per pixel	Source tile mode	Start address alignment requirement in bytes	Stride
VG_LITE_INDEX1	1	linear	8B	2B
VG_LITE_INDEX1	1	tile	8B	1B
VG_LITE_INDEX2	2	linear	8B	4B
VG_LITE_INDEX2	2	tile	8B	1B
VG_LITE_INDEX4	4	linear	8B	8B
VG_LITE_INDEX4	4	tile	8B	2B
VG_LITE_INDEX8	8	linear	16B	16B
VG_LITE_INDEX8	8	tile	16B	4B
VG_LITE_A4	4	linear	8B	8B
VG_LITE_A4	4	tile	8B	2B
VG_LITE_A8	8	linear	16B	16B
VG_LITE_A8	8	tile	16B	4B
VG_LITE_L8	8	linear	16B	16B
VG_LITE_L8	8	tile	16B	4B
VG_LITE_ARGB2222	8	linear	16B	16B
VG_LITE_ARGB2222	8	tile	16B	4B
VG_LITE_RGB565	16	linear	32B	32B
VG_LITE_RGB565	16	tile	32B	8B
VG_LITE_ARGB1555	16	linear	32B	32B
VG_LITE_ARGB1555	16	tile	32B	8B
VG_LITE_ARGB4444	16	linear	32B	32B
VG_LITE_ARGB4444	16	tile	32B	8B
VG_LITE_ARGB8888	32	linear	64B	64B
VG_LITE_ARGB8888	32	tile	64B	16B
VG_LITE_XRGB8888	32	linear	64B	64B
VG_LITE_XRGB8888	32	tile	64B	16B
VG_LITE_ARGB8565	24	linear	64B	48B
VG_LITE_ARGB8565	24	tile	64B	12B
VG_LITE_RGB888	24	linear	64B	48B
VG_LITE_RGB888	24	tile	64B	12B
VG_LITE_YUY2/YUYV	16	linear	32B	32B
VG_LITE_YUY2/YUYV	16	tile	32B	8B
VG_LITE_NV12	12	linear	Y: 32B UV: 32B	Y: 32B UV: 32B
VG_LITE_YV12	12	linear	Y: 32B U: 16B V: 16B	Y: 32B U: 16B V: 16B
VG_LITE_NV16	16	linear	Y: 32B UV: 32B	Y: 32B UV: 32B
VG_LITE_YV16	16	linear	Y: 32B U: 16B V: 16B	Y: 32B U: 16B V: 16B
VG_LITE_YV24	24	linear	Y: 32B U: 32B V: 32B	Y: 32B U: 32B V: 32B
VG_LITE_ETC2	8	tile	16B	4B

**Note:**

1. The values in the table reflect the alignment requirements of the data in memory. The stride of ARGB8888 / ARGB8565 is seen as 4Byte per pixel when configuring the hardware.
2. For tile mode, the stride is still the byte size of a row of pixels in the buffer instead of 4 rows.
3. When DECNano function is enabled for the buffer, the total buffer size need align to 64Byte\*compression rate for ARGB8888 or XRGB8888 format, align to 48Byte\*compress rate for RGB888 format.

**Additional Alignment Requirement**

1. Buffer starting address must be 16 pixel-byte-size aligned, that is 8 bit-per-pixel format buffer must be 16 bytes aligned; 16 bit-per-pixel format buffer must be 32 bytes aligned; 24 and 32 bit-per-pixel format buffer must be 64 bytes aligned.
2. For linear mode buffer, the buffer stride must be 16 pixel-byte-size aligned.
3. For tile mode buffer, buffer width and height must be 4 pixel aligned so buffer width and height end at tile boundary.

**Parent topic:**Pixel buffer enumerations

**Destination buffer alignment requirement** The destination (or render target) buffer alignment requirement depends on the specific pixel format, and some `gcFEATURE_*_ALIGNED` defines in the `vg_lite_options.h` file.

Target format	Bits per pixel	Target tile mode	VG tile mode	Start address alignment requirement
VG_LITE_A8	8	linear	linear	4B
VG_LITE_A8	8	linear	tile	64B
VG_LITE_A8	8	tile	linear	64B
VG_LITE_A8	8	tile	tile	64B
VG_LITE_L8	8	linear	linear	4B
VG_LITE_L8	8	linear	tile	64B
VG_LITE_L8	8	tile	linear	64B
VG_LITE_L8	8	tile	tile	64B
VG_LITE_ARGB2222	8	linear	linear	4B
VG_LITE_ARGB2222	8	linear	tile	64B
VG_LITE_ARGB2222	8	tile	linear	64B
VG_LITE_ARGB2222	8	tile	tile	64B
VG_LITE_RGB565	16	linear	linear	4B
VG_LITE_RGB565	16	linear	tile	64B
VG_LITE_RGB565	16	tile	linear	64B
VG_LITE_RGB565	16	tile	tile	64B
VG_LITE_ARGB1555	16	linear	linear	4B
VG_LITE_ARGB1555	16	linear	tile	64B
VG_LITE_ARGB1555	16	tile	linear	64B
VG_LITE_ARGB1555	16	tile	tile	64B
VG_LITE_ARGB4444	16	linear	linear	4B
VG_LITE_ARGB4444	16	linear	tile	64B
VG_LITE_ARGB4444	16	tile	linear	64B
VG_LITE_ARGB4444	16	tile	tile	64B
VG_LITE_ARGB8888	32	linear	linear	4B
VG_LITE_ARGB8888	32	linear	tile	64B
VG_LITE_ARGB8888	32	tile	linear	64B
VG_LITE_ARGB8888	32	tile	tile	64B
VG_LITE_XRGB8888	32	linear	linear	4B
VG_LITE_XRGB8888	32	linear	tile	64B
VG_LITE_XRGB8888	32	tile	linear	64B
VG_LITE_XRGB8888	32	tile	tile	64B
VG_LITE_ARGB8565	24	linear	linear	64B
VG_LITE_ARGB8565	24	linear	tile	64B
VG_LITE_ARGB8565	24	tile	linear	64B
VG_LITE_ARGB8565	24	tile	tile	64B
VG_LITE_RGB888	24	linear	linear	64B
VG_LITE_RGB888	24	linear	tile	64B
VG_LITE_RGB888	24	tile	linear	64B
VG_LITE_RGB888	24	tile	tile	64B

**Note:**

1. The values in the table reflect the alignment requirements of pixel data in memory. The stride of ARGB8888/ARGB8565 is seen as 4 Bytes per pixel when configuring the hardware.
2. For tile mode, the buffer stride is still the byte size of a row of pixels instead of 4 rows of pixels.
3. For PE clear function, the clear size must align to 48 Bytes for the RGB888 or ARGB8565 format.
4. For PE clear function with DECNano enabled, the clear size must align to 48 Bytes for RGB888, align to 64 Bytes for ARGB8888 or XRGB8888.
5. If the DECNano function is enabled for the buffer, the target buffer start address needs to align to 64 Bytes.
6. If the DECNano function is enabled for the buffer, the total buffer size needs to align to a 64-byte compression rate for ARGB8888 or XRGB8888 format and align to a 48 Byte\*compression rate for RGB888 format.

**Additional Alignment Requirement**

1. Buffer starting address must be at least 4-byte aligned. Buffer stride must be at least one pixel size aligned.
2. Buffer starting address must be 64-byte aligned for 24 bit-per-pixel format, or tile mode, or DECNano enabled.
3. Buffer height must be 4-pixel aligned for tile mode buffer.
4. For tile mode buffer, the buffer stride must be 16-byte aligned for non-24bit-per-pixel formats. So, 8 bits-per-pixel format buffer width must be 16-pixel aligned; 16 bits-per-pixel format buffer width must be 8-pixel aligned; 32 bit-per-pixel format buffer width must be 4 pixel aligned.
5. For tile mode buffer, the buffer stride must be 12-byte aligned for 24 bits-per-pixel formats, that is, the buffer width must be 4-pixel aligned.
6. For PE clear function, the clear size must align to 48 Bytes for 24-bits-per-pixel formats.
7. For PE clear function with DECNano enabled, the clear size must align to 48 Bytes for 24 bits-per-pixel formats and align to 64 Bytes for 32 bits-per-pixel formats.
8. If source buffer tile mode is different from destination buffer tile mode, buffer starting address must be 64 Byte aligned, buffer stride must be 64 Byte aligned for non-24 bits-per-pixel formats, buffer stride must be 48-Byte aligned for 24 bits-per-pixel formats.

VGLite hardware requires the raster image width to be a multiple of 16 pixels for linear gradient and radial gradient operations. This requirement applies to all image formats. Therefore, the user must pad an arbitrary image width to a multiple of 16 pixels for VGLite linear gradient and radial gradient APIs.

**Parent topic:**Pixel buffer enumerations

`vg_lite_buffer_layout_t` **enumeration** Specifies the buffer data layout in memory.

Used in structure: `vg_lite_buffer`.

vg_lite_buffer_layout_t String Value	Description
VG_LITE_LINEAR	Linear (scanline) layout.
VG_LITE_TILED	Data is organized in 4x4 pixel tiles. <b>Note:</b> for this layout, the buffer start address and stride must be 64-byte aligned

**Parent topic:**Pixel buffer enumerations

`vg_lite_compress_mode_t` **enumeration** Specifies the DECNano comprssion mode. *(from March 2023)*

Used in structure: `vg_lite_buffer_t`.

vg_lite_compress_mode_t value	string	Description
VG_LITE_DEC_DISABLE		Disable compression.
VG_LITE_DEC_NON_SAMPLE		compression ratio is 1.6 for ARGB8888, 2.0 for XRGB8888
VG_LITE_DEC_HSAMPLE		compression ratio is 2.0 for ARGB8888, 2.6 for XRGB8888
VG_LITE_DEC_HV_SAMPLE		compression ratio is 2.6 for ARGB8888, 4.0 for XRGB8888

**Parent topic:**Pixel buffer enumerations

`vg_lite_gamma_conversion_t` **enumeration** Specifies the gamma conversion mode *(from Sept 2022)*

Used in function: `vg_lite_set_gamma`.

vg_lite_gamma_conversion_t string value	Description
VG_LITE_GAMMA_NO_CONVERSION	Leave the color as it is.
VG_LITE_GAMMA_LINEAR	Convert from sRGB to linear.
VG_LITE_GAMMA_NON_LINEAR	Convert from linear to sRGB space.

**Parent topic:**Pixel buffer enumerations

`vg_lite_index_endian_t` **enumeration** Specifies the endian order parsing mode for index formats *(from March 2023)*.

Used in structure: `vg_lite_buffer_t`.

vg_lite_index_endi string value	Description
VG_LITE_INDEX	Parse the index pixel from low to high, when using index1, the parsing order is bit0~bit7. when using index2, the parsing order is bit0:1,bit2:3,bit4:5.bit6:7. when using index4, the parsing order is bit0:3,bit4:7.
VG_LITE_INDEX	Parse the index pixel from low to high, when using index1, the parsing order is bit7~bit0. when using index2, the parsing order is bit7:6,bit5:4,bit3:2.bit1:0. when using index4, the parsing order is bit4:7,bit0:3.

**Parent topic:**Pixel buffer enumerations

`vg_lite_image_mode_t` **enumeration** Specifies how an image is rendered onto a buffer (*prior to Sept 2022 name was `vg_lite_buffer_image_mode_t`*).

Used in structure: `vg_lite_buffer_t`.

<code>vg_lite_image_mode_t</code> string value	Description
<code>VG_LITE_ZERO</code>	
<code>VG_LITE_NORMAL_IMAGE_MODE</code>	Image drawn with blending mode
<code>VG_LITE_MULTIPLY_IMAGE_MODE</code>	Image is multiplied with paint color
<code>VG_LITE_STENCIL_MODE</code>	
<code>VG_LITE_NONE_IMAGE_MODE</code>	Image input is ignored.
<code>VG_LITE_RECOLOR_MODE</code>	

**Parent topic:**Pixel buffer enumerations

`vg_lite_map_flag_t` **enumeration** Specifies whether mapping is for user memory or the DMA buffer (*from March 2023*).

Used in function: `vg_lite_map`.

<code>vg_lite_map_flag_t</code> string value	Description
<code>VG_LITE_MAP_USER_MEMORY</code>	Mapping is for user memory.
<code>VG_LITE_MAP_DMABUF</code>	Mapping is for the DMA buffer.

**Parent topic:**Pixel buffer enumerations

`vg_lite_paint_type_t` **enumeration** Specifies paint type (*from May 2023*).

Used in structure: `vg_lite_buffer_t`.

<code>vg_lite_paint_type_t</code> string value	Description
<code>VG_LITE_PAINT_ZERO</code>	
<code>VG_LITE_PAINT_COLOR</code>	Color
<code>VG_LITE_PAINT_LINEAR_GRADIENT</code>	Linear Gradient
<code>VG_LITE_PAINT_RADIAL_GRADIENT</code>	Radial Gradient
<code>VG_LITE_PAINT_PATTERN</code>	Pattern

**Parent topic:**Pixel buffer enumerations

`vg_lite_transparency_t` **enumeration** Specifies the transparency mode for a buffer (*prior to Sept 2022 name was `vg_lite_buffer_transparency_mode_t`*).

Used in structure: `vg_lite_buffer`.



vg_lite_transp string value	Description
VG_LITE_OP	Opaque image: all image pixels are copied to the VG PE for rasterization
VG_LITE_TP	Transparent image: only the non-transparent image pixels are copied to the VG PE. <b>Note:</b> This mode is only valid when IMAGE_MODE (vg_lite_image_mode_t) is either VG_LITE_NORMAL_IMAGE_MODE or VG_LITE_MULTIPLY_IMAGE_MODE.

**Parent topic:**Pixel buffer enumerations

`vg_lite_swizzle_t` **enumeration** This enumeration specifies the swizzle for the UV components of YUV data.

Used in structure: `vg_lite_yuvinfo`.

vg_lite_swizzle_t string value	Description
VG_LITE_SWIZZLE_UV	U in lower bits, V in upper bits
VG_LITE_SWIZZLE_VU	V in lower bits, U in upper bits

**Parent topic:**Pixel buffer enumerations

`vg_lite_yuv2rgb_t` **enumeration** This enumeration specifies the standard for conversion of YUV data to RGB data.

Used in structure: `vg_lite_yuvinfo`.

vg_lite_yuv2rgb_t string value	Description
VG_LITE_YUV601	YUV Converting with ITC.BT-601 standard
VG_LITE_YUV709	YUV Converting with ITC.BT-709 standard

**Parent topic:**Pixel buffer enumerations

**Parent topic:**[Pixel buffers](#)

**Pixel buffer structures** This section provides an overview on the pixel buffer structures.

`vg_lite_buffer_t` **structure** This structure defines the buffer layout for a VGLite image or memory data.

Used in structures: `vg_lite_linear_gradient_t`, `vg_lite_radial_gradient_t`.

Used in init functions: `vg_lite_allocate`, `vg_lite_free`, `vg_lite_upload_buffer`, `vg_lite_map`, `vg_lite_unmap`.

Used in blit functions: `vg_lite_blit`, `vg_lite_blit_rect`, `vg_lite_clear`, `vg_lite_create_masklayer`, `vg_lite_fill_masklayer`, `vg_lite_blend_masklayer`, `vg_lite_set_masklayer`, `vg_lite_render_masklayer`, `vg_lite_destroy_masklayer`

Used in draw functions: `vg_lite_draw`, `vg_lite_draw_pattern`, `vg_lite_draw_grad`, `vg_lite_draw_radial_grad`



vg_lite_buffer_t member	Type	Description
width	vg_lite_int32_t	Width of buffer in pixels
height	vg_lite_int32_t	Height of buffer in pixels
stride	vg_lite_int32_t	Stride in bytes
tiled	vg_lite_buffer_layout_t	Linear or tiled format for buffer enum
format	vg_lite_buffer_format_t	color format enum
handle	vg_lite_pointer_t	memory handle
memory	vg_lite_pointer_t	pointer to the start address of the memory
address	vg_lite_uint32_t	GPU address
yuv	vg_lite_yuvinfo_t	YUV format info struct
image_mode	vg_lite_image_mode_t	Blit image mode enum
transparency_mode	vg_lite_transparency_mode_t	Image transparency mode enum
fc_buffer[3]	vg_lite_fc_buffer_t	Three (3) fast clear buffers, reserved YUV format <i>(from March 2023)</i>
compress_mode	vg_lite_compress_mode_t	Compression mode <i>(from March 2023)</i>
index_endian	vg_lite_index_endian_t	Big/Little Endian setting for index formats <i>(from March 2023)</i>
paintType	vg_lite_paint_type_t	Paint type enum <i>(from May 2023)</i>
fc_enable	vg_lite_int8_t	Enable Image fast clear <i>(moved from Aug 2023)</i>
scissor_layer	vg_lite_int8_t	Get paintcolor from different paint types <i>(from Aug 2023)</i>
premultiplied	vg_lite_int8_t	The RGB pixel values are alpha-premultiplied <i>(from Aug 2023)</i>

**Parent topic:**Pixel buffer structures

**vg\_lite\_fc\_buffer\_t structure** This structure defines the organization of a fast clear buffer. *(from March 2023)*

Used in structure: `vg_lite_buffer_t`.

vg_lite_fc_buffer_t members	Type	Description
width	vg_lite_int32_t	Width of buffer in pixels
height	vg_lite_int32_t	Height of buffer in pixels
stride	vg_lite_int32_t	Stride in bytes
handle	vg_lite_pointer_t	memory handle as allocated by the VGLite kernel
memory	vg_lite_pointer_t	logical pointer to the start address of the memory for the CPU
address	vg_lite_uint32_t	address to the buffer's memory for the GPU hardware
color	vg_lite_uint32_t	The fast clear color value

**Parent topic:**Pixel buffer structures

**vg\_lite\_yuvinfo\_t structure** This structure defines the organization of VGLite YUV data.

Used in structure: `vg_lite_buffer_t`.

vg_lite_yuvinfo_t member	Type	Description
swizzle	<code>vg_lite_swizzle_t</code>	UV swizzle enum
yuv2rgb	<code>vg_lite_yuv2rgb_t</code>	YUV conversion standard enum
'uv_planar	<code>vg_lite_uint32_t</code>	UV (U) planar address for GPU, generated by driver
v_planar	<code>vg_lite_uint32_t</code>	V planar address for GPU, generated by driver
'alpha_planar	<code>vg_lite_uint32_t</code>	Alpha planar address for GPU, generated by driver
'uv_stride	<code>vg_lite_uint32_t</code>	UV (U) stride in bytes
'v_stride	<code>vg_lite_uint32_t</code>	V planar stride in bytes
alpha_stride	<code>vg_lite_uint32_t</code>	Alpha stride in bytes
'uv_height	<code>vg_lite_uint32_t</code>	UV (U) height in pixels
'v_height	<code>vg_lite_uint32_t</code>	V stride in bytes
uv_memory	<code>vg_lite_pointer</code>	Logical pointer to the UV (U) planar memory
'v_memory	<code>vg_lite_pointer</code>	Logical pointer to the V planar memory
uv_handle	<code>vg_lite_pointer</code>	Memory handle of the UV (U) planar, generated by the driver
v_handle	<code>vg_lite_pointer</code>	Memory handle of the V planar, generated by the driver

**Parent topic:** Pixel buffer structures

**Parent topic:** [Pixel buffers](#)

**Pixel buffer functions** This section provides an overview of the pixel buffer functions.

`vg_lite_allocate` **function** **Description:**

This function is used to allocate a buffer before it is used in either blit or draw functions.

To allow the hardware to access some memory, such as a source image or target buffer, you must first allocate the memory. The supplied `vg_lite_buffer_t` structure must be initialized with the size (width and height) and format of the requested buffer. If the stride is set to zero, then this function fills it in. The only input parameter to this function is the pointer to the buffer structure. If the structure has all the information needed, then appropriate memory is allocated for the buffer.

This function calls the kernel to allocate the memory. The kernel fills in the memory handle, logical address, and hardware addresses in the `vg_lite_buffer_t` structure.

**Alignment note:**

Vivante GPUs have an alignment requirement of 64 bytes. However, to meet the alignment requirements of the Vivante display controller, the VGLite driver sets the render target buffer alignment to 128 bytes. For source image buffer alignment requirements, see the alignment notes available in Table 1.

The `vg_lite_buffer_format_t` value descriptions:

**Syntax:**

```
vg_lite_error_t vg_lite_allocate (
    vg_lite_buffer_t    *buffer
);
```

**Parameters:**

Name	Description
buffer	Pointer to the buffer that holds the size and format of the buffer being allocated. Either the memory or address field must be set to a non-zero value to map either a logical or physical address into hardware accessible memory.

**Returns:**

- VG\_LITE\_SUCCESS if the contiguous buffer was allocated successfully.
- VG\_LITE\_OUT\_OF\_RESOURCES if there is insufficient memory in the host OS heap for the buffer.
- VG\_LITE\_OUT\_OF\_MEMORY if allocation of a contiguous buffer failed.

**Parent topic:**Pixel buffer functions

### vg\_lite\_free **function** **Description:**

This function is used to deallocate the buffer that was previously allocated. It frees up the memory for that buffer.

**Syntax:**

```
vg_lite_error_t vg_lite_free (
    vg_lite_buffer_t *buffer
);
```

**Parameters:**

Name	Description
buffer	Pointer to a buffer structure that was filled in by calling the vg_lite_allocate() function.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Pixel buffer functions

### vg\_lite\_upload\_buffer **function** **Description:**

The function uploads the pixel data to a GPU memory buffer object. The format of the data (pixel) to be uploaded must match the format defined for the buffer object. The input data memory buffer should contain enough data to be uploaded to the GPU buffer pointed by the input parameter buffer.

**Note:** Vivante Vector Graphics IP only uses data[0] and stride[0] as it does not support planar YUV formats..

**Syntax:**

```
vg_lite_error_t vg_lite_upload_buffer (
    vg_lite_buffer_t *buffer,
    vg_lite_uint8_t *data[3],
    vg_lite_uint32_t stride[3]
);
```

**Parameters:**

Name	Description
buffer	Pointer to a buffer structure that was filled in by calling the <code>vg_lite_allocate()</code> function
data[3]	Pointer to pixel data. For the YUV format, there may be up to 3 pointers.
stride[3]	Stride for the pixel data

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_map function Description:**

This function is used to map the memory appropriately for a particular buffer. For some operating systems, it is used to get proper translation to the physical or logical address of the buffer needed by the GPU.

To use a frame buffer directly as a target buffer:

- Wrap a `vg_lite_buffer_t` structure around the buffer
- Call the kernel to map the supplied logical or physical address into hardware accessible memory

For example, if you know the logical address of the frame buffer, set the `memory` field of the `vg_lite_buffer_t` structure with that address and call this function. If you know the physical address, set the `memory` field to `NULL` and program the `address` field with the physical address.

**Syntax:**

```
vg_lite_error_t vg_lite_map (  
    vg_lite_buffer_t      *buffer,  
    vg_lite_map_flag_t    flag,  
    int32_t               fd  
);
```

**Parameters:**

Name	Description
*buffer	Pointer to a buffer structure that was filled in by calling the <code>vg_lite_allocate()</code> function
flag	Enumerate the <code>vg_lite_map_flag_t</code> value that specifies whether the mapping is for user memory or DMA buffer. <i>(from March 2023)</i>
fd	File descriptor for <code>dma_buf</code> if the flag is <code>VG_LITE_MAP_DMABUF</code> . Otherwise, this parameter is ignored. <i>(from March 2023)</i>

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_unmap function Description:**

This function unmaps the buffer and frees any memory resources allocated by a previous call to the `vg_lite_map()` function.

**Syntax:**

```
vg_lite_error_t vg_lite_unmap (
    vg_lite_buffer_t    *buffer
);
```

**Parameters:**

Name	Description
buffer	Pointer to a buffer structure that was filled in by calling the vg_lite_map() function

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_flush\_mapped\_buffer function Description:**

This function flushes the CPU cache for the mapped buffer to make sure the buffer contents are written to GPU memory.

**Syntax:**

```
vg_lite_error_t vg_lite_flush_mapped_buffer (
    vg_lite_buffer_t    *buffer
);
```

**Parameters:**

Name	Description
*buffer	Pointer to a buffer structure that was filled in by calling the vg_lite_map() function

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_set\_CLUT function Description:**

This function sets the Color Lookup Table (CLUT) in the context state for index color image. Once the CLUT is set (Not NULL), the image pixel color for index format image rendering is obtained from the Color Lookup Table (CLUT) according to the pixel's color index value.

**Note:** Available only for IP with Indexed color support..

**Syntax:**

```
vg_lite_error_t vg_lite_set_CLUT (
    vg_lite_uint32_t    count,
    vg_lite_uint32_t    *colors
);
```

**Parameters:**

Narr	Description
count	This is the count of the colors in the color look-up table: - For INDEX_1, there can be up to 2 colors in the table - For INDEX_2, there can be up to 4 colors in the table - For INDEX_4, there can be up to 16 colors in the table - For INDEX_8, there can be up to 256 colors in the table
*colors	The Color Lookup Table (CLUT) pointed by “colors” will be stored in the context and programmed to the command buffer when needed. The CLUT will not take effect until the command buffer is submitted to HW. The color is in ARGB format with A located in the upper bits. <b>Note:</b> The VGLite driver does not validate the CLUT contents from the application.

**Returns:**

VG\_LITE\_SUCCESS as no checking is done.

**Parent topic:**Pixel buffer functions

**vg\_lite\_enable\_dither function Description:**

This function is used to enable the dither function. Dither is turned off by default. The application can use the VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_DITHER`) to determine HW support for dither.

**Syntax:**

```
vg_lite_error_t vg_lite_enable_dither (  
);
```

**Parameters:** None

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_disable\_dither function Description:**

This function is used to disable the dither function. Dither is turned off by default.

**Syntax:**

```
vg_lite_error_t vg_lite_disable_dither (  
);
```

**Parameters:** None

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Pixel buffer functions

**vg\_lite\_set\_gamma function Description:**

This function sets a gamma value.

Application can use the VGLite API `vg_lite_query_feature(gcFEATURE_BIT_VG_GAMMA)` to determine HW support for gamma.

**Syntax:**

```
vg_lite_error_t vg_lite_set_gamma (
    vg_lite_gamma_conversion_t  gamma_value
);
```

**Parameters:**

Name	Description
<code>gamma_value</code>	Sets a gamma value. See enum <code>vg_lite_gamma_conversion_t</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Pixel buffer functions

**Parent topic:**[Pixel buffers](#)

**Matrices** This part of the API provides matrix controls.

**Note:** All the transformations in the driver/API are actually the final plane/surface coordinate system. There is no transformation of different coordinate systems with VGLite.

**Matrix control float parameter type**

Name	Typedef	Value
<code>vg_lite_float_t</code>	<code>float</code>	A single-precision floating-point number
<code>vg_lite_pixel_matrix_t [20]</code>	<code>vg_lite_float_t</code>	<p>Pixel transform matrix <code>m[20]</code>, which transforms each pixel as follows:</p> $\begin{bmatrix} a' \\ r' \\ g' \\ b' \\ 1 \end{bmatrix} = \begin{bmatrix} m0 & m1 & m2 & m3 & m4 \\ m5 & m6 & m7 & m8 & m9 \\ m10 & m11 & m12 & m13 & m14 \\ m15 & m16 & m17 & m18 & m19 \\ 0 & 0 & 0 & 0 & 1 \end{bmatrix} \cdot \begin{bmatrix} a \\ r \\ g \\ b \\ 1 \end{bmatrix}$

**Parent topic:**[Matrices](#)

**Matrix control structures** This section provides an overview of the graphic transformation matrix control structures.

**`vg_lite_matrix_t` structure** This structure defines a 3x3 floating point matrix.

Used in structures: `vg_lite_linear_gradient_t`, `vg_lite_radial_gradient_t`.

Used in blit functions: `vg_lite_blit`, `vg_lite_blit_rect`.

Used in draw functions: `vg_lite_draw`, `vg_lite_draw_gradient`, `vg_lite_draw_radial_gradient`, `vg_lite_draw_pattern`, `vg_lite_identity`, `vg_lite_scale`, `vg_lite_translate`.

vg_lite_matrix_t member	Type	Description
m[3][3]	vg_lite_float_t	3x3 matrix, in [row] [column] order

**Parent topic:**Matrix control structures

**vg\_lite\_pixel\_channel\_enable\_t structure** This structure provides enable/disable flags for hardware pixel channels A,R,G,B.

Used in function: `vg_lite_set_pixel_matrix_t`.

vg_lite_pixel_channel_enable_t members	Type	Description
enable_a	vg_lite_uint8_t	Enable A channel
enable_b	vg_lite_uint8_t	Enable B channel
enable_g	vg_lite_uint8_t	Enable G channel
enable_r	vg_lite_uint8_t	Enable R channel

**Parent topic:**Matrix control structures

**Parent topic:**[Matrices](#)

**Matrix control functions** This section provides an overview of the matrix control functions.

**vg\_lite\_identity function Description:**

This function loads an identity matrix into a matrix variable.

**Syntax:**

```
vg_lite_error_t vg_lite_identity (  
    vg_lite_matrix_t *matrix,  
);
```

**Parameters:**

Name	Description
*ma- trix	Pointer to the <code>vg_lite_matrix_t</code> structure that will be loaded with an identity matrix.

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Matrix control functions

**vg\_lite\_set\_pixel\_matrix function Description:**

This function sets up a pixel transform matrix `m[20]` which transforms each pixel as follows:



$$\begin{bmatrix} a' \\ r' \\ g' \\ b' \\ 1 \end{bmatrix} = \begin{bmatrix} m0 & m1 & m2 & m3 & m4 \\ m5 & m6 & m7 & m8 & m9 \\ m10 & m11 & m12 & m13 & m14 \\ m15 & m16 & m17 & m18 & m19 \\ 0 & 0 & 0 & 0 & 1 \end{bmatrix} \cdot \begin{bmatrix} a \\ r \\ g \\ b \\ 1 \end{bmatrix}$$

The pixel transform for the A, R, G, B channels can be enabled/disabled individually with the channel parameter.

Applications can use VGLite API `vg_lite_query_feature(gcFEATURE_BIT_VG_PIXEL_MATRIX)` to determine HW support for gaussian blur.

#### Syntax:

```
vg_lite_error_t vg_lite_set_pixel_matrix (
    vg_lite_pixel_matrix_t      matrix,
    vg_lite_pixel_channel_enable_t *channel
);
```

#### Parameters:

Name	Description
*matrix	Specifies the <code>vg_lite_pixel_matrix_t</code> pixel transform matrix that will be loaded.
*channel	Pointer to the <code>vg_lite_pixel_channel_enable_t</code> structure used to enable/disable individual channels.

#### Returns:

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Matrix control functions

#### `vg_lite_rotate` function Description:

This function rotates a matrix a specified number of degrees.

#### Syntax:

```
vg_lite_error_t vg_lite_rotate (
    vg_lite_float_t      degrees,
    vg_lite_matrix_t      *matrix
);
```

#### Parameters:

Name	Description
degrees	Number of degrees to rotate the matrix. Positive numbers rotate clockwise. The coordinates for the transformation are given in the surface coordinate system (top-to-bottom orientation). Rotations with positive angles are in the clockwise direction.
*matrix	Pointer to the <code>vg_lite_matrix_t</code> structure that has to be rotated

#### Returns:

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Matrix control functions

#### `vg_lite_scale` **function**    **Description:**

This function scales a matrix in both horizontal and vertical directions.

#### **Syntax:**

```
vg_lite_error_t vg_lite_scale (  
    vg_lite_float_t      scale_x,  
    vg_lite_float_t      scale_y,  
    vg_lite_matrix_t      *matrix  
);
```

#### **Parameters:**

Name	Description
<code>scale_x</code>	Horizontal scale
<code>scale_y</code>	Vertical scale
<code>matrix</code>	Pointer to the <code>vg_lite_matrix_t</code> structure that will be scaled.

#### **Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Matrix control functions

#### `vg_lite_translate` **function**    **Description:**

This function translates a matrix to a new location.

#### **Syntax:**

```
vg_lite_error_t vg_lite_translate (  
    vg_lite_float_t      x,  
    vg_lite_float_t      y,  
    vg_lite_matrix_t      *matrix  
);
```

#### **Parameters:**

Name	Description
<code>x</code>	X location of the transformation.
<code>y</code>	Y location of the transformation.
<code>matrix</code>	Pointer to the <code>vg_lite_matrix_t</code> structure that will be translated.

#### **Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Matrix control functions

**Parent topic:**[Matrices](#)

**Blits for compositing and blending** This part of the API performs the hardware accelerated blit operations.

Compositing rules describes how two areas are combined to form a single area. Blending rules describes how combining the colors of the overlapping areas are combined. VGLite supports two blending operations and a subset of the Porter-Duff operations [PD84]. The Porter-Duff operators assume that the pixels have the alpha associated (premultiplied), it means that the pixels are premultiplied prior to the blending operation. GC555, GC355, and some GCNanoUltraV hardware support alpha premultiply for RGB image, but GCNanoLiteV does not.

The source image is copied to the destination window with a specified matrix that can include translation, rotation, scaling, and perspective correction.

- The blit function can be used with or without the blend mode.
- The blit function can be used with or without specifying any color value.
- The blit function can be used for color conversion with an identity matrix and appropriate formats specified for the source and the destination buffers. In this case, do not specify blend mode and color value.

**Blit enumerations** This section gives details on blit enumerations.

**vg\_lite\_blend\_t enumeration** This enumeration defines the blending modes supported by some VGLite API functions. S and D represent source and destination non-premultiplied RGB color channels. Sa and Da represent the source and destination alpha channels. SP and DP represent source and destination alpha-premultiplied RGB color channels ( $SP = S * Sa$ ,  $DP = D * Da$ ).

**Note:** VG\_LITE\_BLEND\_\*\_LVGL modes are supported on all VG cores. On VG cores that do not support gcFEATURE\_BIT\_VG\_LVGL\_SUPPORT, the LVGL blend modes are supported by a combination of software and hardware operations. OPENVG\_BLEND\_\* modes can only be supported on GC355 and GC555 cores.

Used in blit functions: vg\_lite\_blit, vg\_lite\_blit2, vg\_lite\_blit\_rect.

Used in draw functions: vg\_lite\_draw, vg\_lite\_draw\_grad, vg\_lite\_draw\_radial\_grad, vg\_lite\_draw\_pattern.

vg_lite_blend_t String Values	Description
VG_LITE_BLEND_NONE	<b>S, no blending</b> Non-premultiplied
VG_LITE_BLEND_SRC_OVER	$S + D * (1 - Sa)$ Non-premultiplied
VG_LITE_BLEND_DST_OVER	$S * (1 - Da) + D$ Non-premultiplied
VG_LITE_BLEND_SRC_IN	$S * Da$ Non-premultiplied
VG_LITE_BLEND_DST_IN	$D * Sa$ Non-premultiplied
VG_LITE_BLEND_MULTIPLY	$S * (1 - Da) + D * (1 - Sa) + S * D$ Non-premultiplied
VG_LITE_BLEND_SCREEN	$S + D - S * D$ Non-premultiplied
VG_LITE_BLEND_DARKEN	<b>min(SRC_OVER, DST_OVER)</b> Non-premultiplied
VG_LITE_BLEND_LIGHTEN	<b>max(SRC_OVER, DST_OVER)</b> Non-premultiplied
VG_LITE_BLEND_ADDITIVE	$S + D$ Non-premultiplied
VG_LITE_BLEND_SUBTRACT	$D * (1 - Sa)$ Non-premultiplied
VG_LITE_BLEND_NORMAL_LVGL	$S * Sa + D * (1 - Sa)$ Non-premultiplied (from March 2023)
VG_LITE_BLEND_ADDITIVE_LVGL	$(S + D) * Sa + D * (1 - Sa)$ Non-premultiplied (from March 2023)
VG_LITE_BLEND_SUBTRACT_LVGL	$(S - D) * Sa + D * (1 - Sa)$ Non-premultiplied (from March 2023)
VG_LITE_BLEND_MULTIPLY_LVGL	$(S * D) * Sa + D * (1 - Sa)$ Non-premultiplied (from March 2023)
<b>OpenVG Porter-Duff Blend String Values</b>	<i>(from Aug 2023)</i>
OPENVG_BLEND_NONE	<b>SP, no blending</b> Premultiplied
OPENVG_BLEND_SRC_OVER	$(SP + DP * (1 - Sa)) / (Sa + Da * (1 - Sa))$ Premultiplied
OPENVG_BLEND_DST_OVER	$(SP * (1 - Da) + DP) / (Sa * (1 - Da) + Da)$ Premultiplied
OPENVG_BLEND_SRC_IN	$(SP * Da) / (Sa * Da)$ Premultiplied
OPENVG_BLEND_DST_IN	$(DP * Sa) / (Sa * Da)$ Premultiplied
OPENVG_BLEND_MULTIPLY	$(SP * DP + SP * (1 - Da) + DP * (1 - Sa)) / (Sa + Da * (1 - Sa))$ Premultiplied
OPENVG_BLEND_SCREEN	$(SP + DP - (SP * DP)) / (Sa + Da * (1 - Sa))$ Premultiplied
OPENVG_BLEND_DARKEN	<b>min(SRC_OVER, DST_OVER)</b> Premultiplied
OPENVG_BLEND_LIGHTEN	<b>max(SRC_OVER, DST_OVER)</b> Premultiplied
OPENVG_BLEND_ADDITIVE	$(SP + DP) / (Sa + Da)$ Premultiplied

**Parent topic:** Blit enumerations

vg\_lite\_color\_t **parameter** The common parameter vg\_lite\_color\_t is described in Table 1.

**Parent topic:** Blit enumerations

vg\_lite\_color\_transform\_t **structure** Specifies the pixel color\_transform values for scale and bias.

Used in functions: vg\_lite\_set\_color\_transform.

vg_lite_color_transform_t members	Type	Description
a_scale	vg_lite_float_t	Scale value for alpha.
a_bias	vg_lite_float_t	Bias value for alpha.
r_scale	vg_lite_float_t	Scale value for red.
r_bias	vg_lite_float_t	Bias value for red.
g_scale	vg_lite_float_t	Scale value for green.
g_bias	vg_lite_float_t	Bias value for green.
b_scale	vg_lite_float_t	Scale value for blue.
b_bias	vg_lite_float_t	Bias value for blue.

**Parent topic:**Blit enumerations

`vg_lite_filter_t` **enumeration** Specifies the sample-filtering mode in VGLite blit and draw APIs.

Used in blit functions: `vg_lite_blit`, `vg_lite_blit_rect`.

Used in draw functions: `vg_lite_draw_radial_gradient`, `vg_lite_draw_pattern`.

<code>vg_lite_filter_t</code> string values	Description
<code>VG_LITE_FILTER_POINT</code>	Fetch only the nearest image pixel
<code>VG_LITE_FILTER_LINEAR</code>	Use linear interpolation along a horizontal line
<code>VG_LITE_FILTER_BOX</code>	Use a 2x2 box around the image pixel and perform an interpolation
<code>VG_LITE_FILTER_GAUSSIAN</code>	Perform 3x3 gaussian blur with the convolution for image pixel. (from March 2023)

**Parent topic:**Blit enumerations

`vg_lite_color_transform_t` **structure** Specifies the pixel color\_transform values for scale and bias.

Used in functions: `vg_lite_set_color_transform`.

<code>vg_lite_color_transform_t</code> members	Type	Description
<code>a_scale</code>	<code>vg_lite_float_t</code>	Scale value for alpha.
<code>a_bias</code>	<code>vg_lite_float_t</code>	Bias value for alpha.
<code>r_scale</code>	<code>vg_lite_float_t</code>	Scale value for red.
<code>r_bias</code>	<code>vg_lite_float_t</code>	Bias value for red.
<code>g_scale</code>	<code>vg_lite_float_t</code>	Scale value for green.
<code>g_bias</code>	<code>vg_lite_float_t</code>	Bias value for green.
<code>b_scale</code>	<code>vg_lite_float_t</code>	Scale value for blue.
<code>b_bias</code>	<code>vg_lite_float_t</code>	Bias value for blue.

**Parent topic:**Blit enumerations

`vg_lite_mask_operation_t` **enumeration** Specifies the mask operation mode in VGLite blit APIs.

Used in functions: `vg_lite_blend_masklayer`, `vg_lite_render_masklayer`.

vg_lite_mask_o string values	Description
VG_LITE_CL	This operation sets all mask values in the region of interest to 0, ignoring the new mask layer.
VG_LITE_FILL	This operation sets all mask values in the region of interest to 1, ignoring the new mask layer.
VG_LITE_SELECT	This operation copies values in the region of interest from the new mask layer, overwriting the previous mask values.
VG_LITE_UNION	This operation replaces the previous mask in the region of interest by its union with the new mask layer. The resulting values are always greater than or equal to their previous value.
VG_LITE_INTERSECTION	This operation replaces the previous mask in the region of interest by its intersection with the new mask layer. The resulting mask values are always less than or equal to their previous value.
VG_LITE_SUBTRACT	This operation subtracts the new mask from the previous mask and replaces the previous mask in the region of interest by the resulting mask. The resulting values are always less than or equal to their previous value.

**Parent topic:**Blit enumerations

`vg_lite_orientation_t` **enumeration** Specifies the mirror orientation in VGLite blit APIs.

Used in functions: `vg_lite_set_mirror`.

vg_lite_orientation_t string values	Description
VG_LITE_ORIENTATION_TOP_BOTTOM	Target output orientation is from top to bottom (default).
VG_LITE_ORIENTATION_BOTTOM_TOP	Target output orientation is from bottom to top.

**Parent topic:**Blit enumerations

`vg_lite_param_type_t` **enumeration** Specifies the parameter type in VGLite blit APIs.

Used in functions: `vg_lite_get_parameter`.

vg_lite_param_type_t string value	Description
VG_LITE_GPU_IDLE_STATE	The count must be 1 for GPU idle state TRUE or FALSE.
VG_LITE_SCISSOR_RECT	The count must be 4n for x, y, right, bottom.

**Parent topic:**Blit enumerations

**Parent topic:**[Blits for compositing and blending](#)

**Blit structures** This section provides details about blit structures.

`vg_lite_buffer_t` **structure** Defined under the “Pixel buffer structures” section (see `vg_lite_buffer_t` structure).

**Parent topic:**Blit structures

**vg\_lite\_color\_key\_t structure** A “color key” have two sections, where each section contains R,G,B channels, which are noted as `high_rgb` and `low_rgb` respectively. *(from April 2022)*

When the enable value is true, the color key specified is effective and the alpha value is used to replace the alpha channel of the destination pixel when its RGB channels are in range [`low_rgb`, `high_rgb`]. After the color key is used in the current frame, if the color key is not needed for the next frame, it should be disabled before the next frame.

Used in structure: `vg_lite_color_key4_t`

<b>vg_lite_color_key_t members</b>	<b>Type</b>	<b>Description</b>
<code>enable</code>	<code>vg_lite_uint8</code>	When set (true), this color key is enabled
<code>low_r</code>	<code>vg_lite_uint8</code>	The R channel of <code>low_rgb</code>
<code>low_g</code>	<code>vg_lite_uint8</code>	The G channel of <code>low_rgb</code>
<code>low_b</code>	<code>vg_lite_uint8</code>	The B channel of <code>low_rgb</code>
<code>alpha</code>	<code>vg_lite_uint8</code>	The alpha value to replace the destination pixel alpha channel value with
<code>high_r</code>	<code>vg_lite_uint8</code>	The R channel of <code>high_rgb</code>
<code>high_g</code>	<code>vg_lite_uint8</code>	The G channel of <code>high_rgb</code>
<code>high_b</code>	<code>vg_lite_uint8</code>	The B channel of <code>high_rgb</code>

**Parent topic:**Blit structures

**vg\_lite\_color\_key4\_t structure** The priority order is: `color_key_0` > `color_key_1` > `color_key_2` > `color_key_3`. *(from April 2022)*

Used in blit function: `vg_lite_set_color_key`

<b>vg_lite_color_key4_t members</b>	<b>Type</b>	<b>Description</b>
<code>color_key_0</code>		<code>high_rgb_0</code> , <code>low_rgb_0</code> , <code>alpha_0</code> , <code>enable_0</code>
<code>color_key_1</code>		<code>high_rgb_1</code> , <code>low_rgb_1</code> , <code>alpha_1</code> , <code>enable_1</code>
<code>color_key_2</code>		<code>high_rgb_2</code> , <code>low_rgb_2</code> , <code>alpha_2</code> , <code>enable_2</code>
<code>color_key_3</code>		<code>high_rgb_3</code> , <code>low_rgb_3</code> , <code>alpha_3</code> , <code>enable_3</code>

**Parent topic:**Blit structures

**vg\_lite\_matrix\_t structure** Defined under the “Matrix control structures” section (see `vg_lite_matrix_t` structure).

**Parent topic:**Blit structures

**vg\_lite\_path\_t structure** Defined under the “Vector path structures” section (see `vg_lite_path_t` structure).

**Parent topic:**Blit structures

**vg\_lite\_rectangle\_t structure** This structure defines a rectangle by using coordinates.

Used in blit function: `vg_lite_clear`.

vg_lite_rectangle_t member	Type	Description
x	vg_lite_int32_t	X origin of rectangle, left coordinate in pixels
y	vg_lite_int32_t	Y origin of rectangle, top coordinate in pixels
width	vg_lite_int32_t	X Width of rectangle in pixels
height	vg_lite_int32_t	Y Height of rectangle in pixels

**Parent topic:**Blit structures

`vg_lite_point_t` **structure** This structure defines a 2D point (*from March 2021*).

Used in structure: `vg_lite_point4_t`.

vg_lite_point_t member	Type	Description
X	vg_lite_int32_t	X value of coordinate
Y	vg_lite_int32_t	Y value of coordinate

**Parent topic:**Blit structures

`vg_lite_point4_t` **structure** This structure defines four 2D points that form a polygon. The points are defined by structure `vg_lite_point_t`. (*from March 2021*)

vg_lite_point4_t member	Type	Description
<code>vg_lite_point_t[4]</code>	vg_lite_int32_t each	a set of four points

**Parent topic:**Blit structures

`vg_lite_float_point_t` **structure** This structure defines a 2D float point (*from March 2024*).

Used in structure: `vg_lite_float_point4_t`.

vg_lite_float_point_t members	Type	Description
x	vg_lite_float_t	X value of coordinate
y	vg_lite_float_t	Y value of coordinate

**Parent topic:**Blit structures

`vg_lite_float_point4_t` **structure** This structure defines four 2D float points that form a polygon. The points are defined by structure `vg_lite_float_point_t`. (*from March 2024*)

Used in blit function: `vg_lite_get_transform_matrix`.

vg_lite_float_point4_t members	Type	Description
<code>vg_lite_float_point[4]</code>	vg_lite_float_t each	a set of four points

**Parent topic:**Blit structures

**Parent topic:**[Blits for compositing and blending](#)



**Blit functions** This section provides an overview on blit functions.

**vg\_lite\_blit function Description:**

This is the blit function. The blit operation is performed using a source and a destination buffer. The source and destination buffer structures are defined using the `vg_lite_buffer_t` structure. Blit copies a source image to the destination window with a specified matrix that can include translation, rotation, scaling, and perspective correction. Note that `vg_lite_buffer_t` does not support coverage sample anti-aliasing so the destination buffer edge may not be smooth, especially with a rotation matrix. VGLite path rendering can be used to achieve high-quality coverage sample anti-aliasing (16X, 8X, 4X) rendering effect.

**Note:**

- The blit function can be used with or without the blend function (`vg_lite_blend_t`)
- The blit function can be used with or without specifying a foreground color value (`vg_lite_color_t`)
- The blit function can be used for color conversion with an identity matrix and appropriate formats specified for the source and the destination buffers. In this case, do not specify blend mode and color value.

**Syntax:**

```
vg_lite_error_t vg_lite_blit (  
    vg_lite_buffer_t      *target,  
    vg_lite_buffer_t      *source,  
    vg_lite_matrix_t      *matrix,  
    vg_lite_blend_t        blend,  
    vg_lite_color_t        color,  
    vg_lite_filter_t       filter  
);
```

**Parameters:**

Narr	Description
*target	Points to the <code>vg_lite_buffer_t</code> structure, which defines the destination buffer. See Image Source Alignment Requirement for valid destination color formats for the blit functions.
*source	Points to the <code>vg_lite_buffer_t</code> structure for the source buffer. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid source formats for the blit function.
*matrix	Points to a <code>vg_lite_matrix_t</code> structure that defines the transformation matrix of source pixels into the target. If the matrix is NULL, then an identity matrix is assumed, which means that the source is copied directly at 0,0 location on the target.
blend	Specifies one of the enum <code>vg_lite_blend_t</code> values for hardware-supported blend modes to be applied to each image pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0). <b>Note:</b> If the <code>matrix</code> parameter is specified with rotation or perspective, and the <code>blend</code> parameter is specified as <code>VG_LITE_BLEND_NONE</code> , <code>VG_LITE_BLEND_SRC_IN</code> , or <code>VG_LITE_BLEND_DST_IN</code> ; then, the VGLite driver overwrites the application setting for the blit operation as follows: <ul style="list-style-type: none"> <li>- If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> (<code>vg_lite_feature_t</code>) is supported, then Transparency mode is always set to <code>TRANSPARENT</code>.</li> <li>- If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> (<code>vg_lite_feature_t</code>) is not supported, then Blend mode is always set to <code>VG_LITE_BLEND_SRC_OVER</code>. It happens due to some limitations in the VGLite hardware.</li> </ul>
color	If non-zero, this color value is used as a mix color. The mixed color gets multiplied with each source pixel before blending happens. If you don't need a mix color, set the color parameter to 0. <b>Note:</b> this parameter has no effect if the source <code>vg_lite_buffer_t</code> structure member <code>image_mode</code> is set to <code>VG_LITE_ZERO</code> or <code>VG_LITE_NORMAL_IMAGE_MODE</code> .
filter	Specifies the filter type. All formats available in the <code>vg_lite_filter_t</code> enum are valid formats for this function. A value of zero (0) indicates <code>VG_LITE_FILTER_POINT</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Blit functions**vg\_lite\_blit2 function Description:**

This is the blit function for use with two sources. The blit2 operation is performed using two source buffers and one destination buffer. The source and destination buffer structures are defined using the `vg_lite_buffer_t` structure. Source0 and Source1 are first blended according to the blend mode with a specific transformation matrix for each image. Source1 is used as the source while Source0 is used as the dest and is directly output to the render target buffer.

The specified matrices can include translation, rotation, scaling, and perspective correction. Note that `vg_lite_buffer_t` does not support coverage sample anti-aliasing so the destination buffer edge may not be smooth, especially with a rotation matrix. VGLite path rendering can be used to achieve high-quality coverage sample anti-aliasing (16X, 8X, 4X) rendering effect.

Application can use VGLite API `vg_lite_query_feature(gcFEATURE_BIT_VG_DOUBLE_IMAGE)` to determine HW support for double image.

**Note:**

- The `vg_lite_blit` function can be used for color conversion for Source0 or Source1 before merging sources with `vg_lite_blit2`.

**Syntax:**

```
vg_lite_error_t vg_lite_blit2 (
    vg_lite_buffer_t      *target,
```

(continues on next page)

(continued from previous page)

```

    vg_lite_buffer_t    *source0,
    vg_lite_buffer_t    *source1,
    vg_lite_matrix_t    *matrix0,
    vg_lite_matrix_t    *matrix1,
    vg_lite_blend_t      blend,
    vg_lite_filter_t     filter
);

```

**Parameters:**

Name	Description
*target	Points to the <code>vg_lite_buffer_t</code> structure, which defines the destination buffer. See Alignment notes for valid destination color formats for the blit functions
*source0	Points to the <code>vg_lite_buffer_t</code> structure for the source0 and source1 buffers. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid source formats for the blit functions.
*source1	Points to the <code>vg_lite_buffer_t</code> structure for the source0 and source1 buffers. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid source formats for the blit functions.
*matrix0	Points to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix0 for the source0 pixels and matrix1 for the source1 pixels. If matrix0 and matrix1 are both NULL, the identity matrix is assumed, meaning the blending result of Source0 and Source1 is copied directly on the target at location(0,0).
*matrix1	Points to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix0 for the source0 pixels and matrix1 for the source1 pixels. If matrix0 and matrix1 are both NULL, the identity matrix is assumed, meaning the blending result of Source0 and Source1 is copied directly on the target at location(0,0).
blend	Specifies one of the enum <code>vg_lite_blend_t</code> values for hardware-supported blend modes to be applied to each image pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0). Note: If the “matrix” parameter is specified with rotation or perspective, and the “blend” parameter is specified as <code>VG_LITE_BLEND_NONE</code> , <code>VG_LITE_BLEND_SRC_IN</code> , or <code>VG_LITE_BLEND_DST_IN</code> , the VGLite driver overwrites the application’s setting for the BLIT operation as follows: - If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> ( <code>vg_lite_feature_t</code> ) is supported, the transparency mode will always be set to <code>TRANSPARENT</code> . - If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> ( <code>vg_lite_feature_t</code> ) is not supported, the blend mode will always be set to <code>VG_LITE_BLEND_SRC_OVER</code> . This is due to some limitations in the VGLite hardware.
filter	Specifies the filter type. All formats available in the <code>vg_lite_filter_t</code> enum are valid formats for this function. A value of zero (0) indicates <code>VG_LITE_FILTER_POINT</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Blit functions**vg\_lite\_blit\_rect function Description:**

This is the blit rectangle function. The blit operation is performed using a source and a destination buffer. The source and destination buffer structures are defined using the `vg_lite_buffer_t` structure. Blit copies a source image to the destination window with a specified matrix that can include translation, rotation, scaling, and perspective correction. Note that `vg_lite_buffer_t` does not support coverage sample anti-aliasing so the destination buffer edge may not be smooth, especially with a rotation matrix. VGLite path rendering can be used to achieve high-quality coverage sample anti-aliasing (16X, 8X, 4X) rendering effect.

**Note:**

- The `blit_rect` function can be used with or without the blend function (`vg_lite_blend_t`).
- The `blit_rect` function can be used with or without specifying any color value (`vg_lite_color_t`).

- The `blit_rect` function can be used for color conversion with an identity matrix and appropriate formats specified for the source and destination buffers. In this case, do not specify blend mode and color value.
- The `vg_lite_blit_rect` rectangle start origin point is always (0,0) for hardware versions prior to GCNanoLiteV 1311p that do not support a non-zero rectangle origin.

**Syntax:**

```
vg_lite_error_t vg_lite_blit_rect (
    vg_lite_buffer_t      *target,
    vg_lite_buffer_t      *source,
    vg_lite_rectangle_t    *rect,
    vg_lite_matrix_t       *matrix,
    vg_lite_blend_t        blend,
    vg_lite_color_t        color,
    vg_lite_filter_t       filter
);
```

**Parameters:**

Param	Description
*target	Points to the <code>vg_lite_buffer_t</code> structure that defines the destination buffer.
*source	Points to the <code>vg_lite_buffer_t</code> structure for the source buffer. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid source formats for the <code>blit_rect</code> function.
*rect	Specifies the rectangle area of the source image to blit. <code>rect[0]/[1]/[2]/[3]</code> are x, y, width, and height of the source rectangle respectively. <b>Note:</b> Non-zero source origins are supported.
*matrix	Points to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of source pixels into the target. If the matrix is NULL, then an identity matrix is assumed, which means that the source is copied directly at 0,0 location on the target.
blend	Specifies one of the enum <code>vg_lite_blend_t</code> values for hardware-supported blend modes to be applied to each image pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0). <b>Note:</b> If the <code>matrix</code> parameter is specified with rotation or perspective, and the <code>blend</code> parameter is specified as <code>VG_LITE_BLEND_NONE</code> , <code>VG_LITE_BLEND_SRC_IN</code> , or <code>VG_LITE_BLEND_DST_IN</code> ; then, the VGLite driver overwrites the application setting for the blit operation as follows: <ul style="list-style-type: none"> <li>- If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> (<code>vg_lite_feature_t</code>) is supported, then Transparency mode is always set to <code>TRANSPARENT</code></li> <li>- If <code>gcFEATURE_BIT_VG_BORDER_CULLING</code> (<code>vg_lite_feature_t</code>) is not supported, then Blend mode is always set to <code>VG_LITE_BLEND_SRC_OVER</code>. It happens due to some limitations in the VGLite hardware.</li> </ul>
color	If non-zero, this color value is used as a mix color. The mixed color gets multiplied with each source pixel before blending happens. If you do not need a mix color, then set the color parameter to 0. <b>Note:</b> This parameter has no effect if the source <code>vg_lite_buffer_t</code> structure member <code>image_mode</code> is set to <code>VG_LITE_ZERO</code> or <code>VG_LITE_NORMAL_IMAGE_MODE</code> .
filter	Specifies the filter type. All formats available in the <code>vg_lite_filter_t</code> enum are valid formats for this function. A value of zero (0) indicates <code>VG_LITE_FILTER_POINT</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Blit functions

**vg\_lite\_copy\_image function Description:**

This API copied a pixel rectangle with dimension (width, height) from source buffer to destination buffer. The source image pixel (sx + i, sy + j) is copied to the destination image pixel (dx + i, dy + j), for  $0 \leq i < \text{width}$  and  $0 \leq j < \text{height}$ . Pixels whose source or destination lie outside the bounds of the respective image are ignored. Pixel format conversion is applied as needed.

No pre-multiply, transformation, blending, filtering operations are applied to the pixel copy.

**Syntax:**

```
vg_lite_error_t vg_lite_copy_image (
    vg_lite_buffer_t    *target,
    vg_lite_buffer_t    *source,
    vg_lite_int32_t     sx,
    vg_lite_int32_t     sy,
    vg_lite_int32_t     dx,
    vg_lite_int32_t     dy,
    vg_lite_int32_t     width,
    vg_lite_int32_t     height
);
```

**Parameters:**

Nam	Description
*target	Points to the vg_lite_buffer_t structure that defines the destination buffer.
*source	Points to the vg_lite_buffer_t structure for the source buffer. All color formats available in the vg_lite_buffer_format_t enum are valid source formats for the blit function.
sx, sy	Pixel coordinates of the lower-left corner of a pixel rectangle within the source buffer.
dx, dy	Pixel coordinates of the lower-left corner of a pixel rectangle within the target buffer.
width	Width of the copied pixel rectangle.
height	Height of the copied pixel rectangle.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:** Blit functions

**vg\_lite\_get\_transform\_matrix function Description:**

This function generates a 3x3 homogenous transform matrix from 4 float point source coordinates and 4 float point target coordinates. *(from March 2021)*

**Syntax:**

```
vg_lite_error_t vg_lite_get_transform_matrix (
    vg_lite_float_point4_t src,
    vg_lite_float_point4_t dst,
    vg_lite_matrix_t      *mat
);
```

**Parameters:**

Name	Description
src	Pointer to the four 2D points that form a source polygon
dst	Pointer to the four 2D points that form a destination polygon
mat	Output parameter, pointer to a 3x3 homogenous matrix that transforms the source polygon to a destination polygon.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit functions

`vg_lite_clear` **function** **Description:**

This function performs the clear operation, clearing/filling the specified buffer (entire buffer or partial rectangle in a buffer) with an explicit color.

**Syntax:**

```
vg_lite_error_t vg_lite_clear (  
    vg_lite_buffer_t      *target,  
    vg_lite_rectangle_t   *rect,  
    vg_lite_color_t       color  
);
```

**Parameters:**

Name	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure for the destination buffer. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid destination formats for the clear function.
*rect	Pointer to the <code>vg_lite_rectangle_t</code> structure that specifies the area to be filled. If the rectangle is NULL, the entire target buffer is filled with the specified color.
color	Clear color, as specified in the <code>vg_lite_color_t</code> enum that is the color value to use for filling the buffer. If the buffer is in L8 format, the RGBA color is converted into a luminance value.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit functions

`vg_lite_set_color_key` **function** **Description:**

This function sets a color key. Color key can be used for blit or for draw pattern operations. *(from April 2022)*

A “color key” have two sections, where each section contains R,G,B channels which are noted as `high_rgb` and `low_rgb` respectively.

When the `vg_lite_color_key_t` structure value `enable` is true, the color key specified is effective and the alpha value is used to replace the alpha channel of the destination pixel when its RGB

channels are within range [low\_rgb, high\_rgb]. After the color key is used in the current frame, if the color key is not needed for the next frame, it should be disabled before the next frame.

Hardware support for color key is not available for GCNanoLiteV. Application can use VGLite API `vg_lite_query_feature(gcFEATURE_BIT_VG_COLOR_KEY)` to determine HW support for color key.

#### Syntax:

```
vg_lite_error_t vg_lite_set_color_key (
    vg_lite_color_key4_t    colorkey
);
```

#### Parameters:

Parameter	Description
colorkey	Color keying parameters as defined by <code>vg_lite_color_key4_t</code> .

Here are 4 groups of color key states:

- color\_key\_0, high\_rgb\_0, low\_rgb\_0, alpha\_0, enable\_0
- color\_key\_1, high\_rgb\_1, low\_rgb\_1, alpha\_1, enable\_1
- color\_key\_2, high\_rgb\_2, low\_rgb\_2, alpha\_2, enable\_2
- color\_key\_3, high\_rgb\_3, low\_rgb\_3, alpha\_3, enable\_3

The priority order of these states is:

color\_key\_0 > color\_key\_1 > color\_key\_2 > color\_key\_3.

#### Returns:

VG\_LITE\_SUCCESS if successful. VG\_LITE\_NOT\_SUPPORT if color key is not supported in hardware.

**Parent topic:** Blit functions

#### `vg_lite_gaussian_filter` **function** **Description:**

This function sets 3x3 gaussian blur weighted values to filter an image pixel. *(from March 2023)*

The parameters w0, w1, w2 define a 3x3 gaussian blur weight matrix as:

	w2	w1	w2	
	w1	w0	w1	
	w2	w1	w2	

The sum of the 9 kernel weights must be 1.0 to avoid convolution overflow (  $w0 + 4*w1 + 4*w2 = 1.0$  ).

The 3x3 weight matrix applies to a 3x3 pixel block:

	pixel[i-1][j-1]	pixel[i][j-1]	pixel[i+1][j-1]	
	pixel[i-1][j]	pixel[i][j]	pixel[i+1][j]	
	pixel[i-1][j+1]	pixel[i][j+1]	pixel[i+1][j+1]	

With the following dot product equation:

```
color[i][j] = w2*pixel[i-1][j-1] + w1*pixel[i][j-1] + w2*pixel[i+1][j-1]
             + w1*pixel[i-1][j]   + w0*pixel[i][j]   + w1*pixel[i+1][j]
             + w2*pixel[i-1][j+1] + w1*pixel[i][j+1] + w2*pixel[i+1][j+1];
```

Applications can use VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_GAUSSIAN_BLUR`) to determine HW support for gaussian blur.

#### Syntax:

```
vg_lite_error_t vg_lite_gaussian_filter (
    vg_lite_float_t    w0
    vg_lite_float_t    w1
    vg_lite_float_t    w2
);
```

#### Parameters:

Parameter	Description															
w0, w1, w2	w0, w1, w2 define a 3x3 gaussian blur weighted matrix as: <div><table><tr><td> </td><td>w2</td><td>w1</td><td>w2</td><td> </td></tr><tr><td> </td><td>w1</td><td>w0</td><td>w1</td><td> </td></tr><tr><td> </td><td>w2</td><td>w1</td><td>w2</td><td> </td></tr></table></div>		w2	w1	w2			w1	w0	w1			w2	w1	w2	
	w2	w1	w2													
	w1	w0	w1													
	w2	w1	w2													

#### Returns:

`VG_LITE_SUCCESS` if successful. Otherwise, `VG_LITE_NOT_SUPPORT` if gaussian blur is not supported in hardware.

**Parent topic:** Blit functions

**Parent topic:** [Blits for compositing and blending](#)

**Blit/Draw extended functions** The following BLIT or DRAW-related functions typically require GC355 or GC555 hardware and are not available for all Vivante Vector Graphics hardware configurations.

Applications can use the VGLite API `vg_lite_query_feature` to determine HW support for the related functionality.

#### `vg_lite_get_parameter` **function** **Description:**

This function returns the selected VGLite / GPU states to the application.

(from Aug 2023)

#### Syntax:

```
vg_lite_error_t vg_lite_get_parameter (
    vg_lite_param_type_t    type,
    vg_lite_int32_t         count,
    vg_lite_pointer         params
);
```

#### Parameters:



Parameter	Description
type	The parameter type to be queried (VG_LITE_GPU_IDLE_STATE, VG_LITE_SCISSOR_RECT)
count	The number of returned parameters
params	The pointer to the array of returned parameters

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_enable_scissor` **function** **Description:**

This function enables scissor rectangle operation for the rectangle regions defined by `vg_lite_scissor_rects` API. *(from March 2020, modified August 2020, requires GC355 or GC555 hardware)*

Applications can use VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_SCISSOR`) to determine HW support for scissoring. Support is available with GC355 and GC555.

**Syntax:**

```
vg_lite_error_t vg_lite_enable_scissor (
    void
);
```

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_disable_scissor` **function** **Description:**

This function disables scissor operation for the rectangle regions defined by the `vg_lite_scissor_rects` API. *(from March 2020, modified August 2020, requires GC355 or GC555 hardware)*.

**Syntax:**

```
vg_lite_error_t vg_lite_disable_scissor (
    void
);
```

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_scissor_rects` **function** **Description:**

This function defines scissor rectangle regions on the hardware mask layer. But the scissor function is enable/disabled by `vg_lite_enable_scissor` and `vg_lite_disable_scissor` APIs. *(from August 2022, requires GC355 or GC555 hardware)*.

**Syntax:**

```
vg_lite_error_t vg_lite_scissor_rects (  
    vg_lite_buffer_t      *target,  
    vg_lite_uint32_t      nums,  
    vg_lite_rectangle_t    rect[]  
);
```

**Parameters:**

Parameter	Description
target	Target render buffer that has the scissor mask layer.
nums	Number of scissor rectangles.
rect[]	The scissor rectangle array.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_set\_scissor function Description:**

This is a legacy scissor API function that can be used to set a single scissor rectangle for the render target. This scissor API is supported by a different hardware mechanism other than the mask layer and it has better performance than the mask layer scissor function.

This API is not enabled/disabled by `vg_lite_enable_scissor` and `vg_lite_disable_scissor` APIs. Instead, the `vg_lite_set_scissor` API calls with a valid scissor rectangle input (x, y, right, bottom) enables the scissor function by default. The `vg_lite_set_scissor` API call with input parameter (-1, -1, -1, -1) disables the scissor function. *(requires GC355 or GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_scissor (  
    vg_lite_int32_t      x,  
    vg_lite_int32_t      y,  
    vg_lite_int32_t      right,  
    vg_lite_int32_t      bottom  
);
```

**Parameters:**

Parameter	Description
x	X Origin of rectangle, left coordinate in pixels
Y	Y Origin of rectangle, top coordinate in pixels
right	X rightmost pixel of the rectangle
bottom	Y bottom pixel of the rectangle

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_disable\_color\_transform function Description:**

This function is used to disable color transformation. By default, the color transform is turned off. *(from Sept 2022, only for GC355 and GC555 hardware)*

Applications can use the VGLite API `vg_lite_query_feature(gcFEATURE_BIT_VG_COLOR_TRANSFORMATION)` to determine HW support for color transformation. Support is available with GC355 and GC555.

**Syntax:**

```
vg_lite_error_t vg_lite_disable_color_transform (
);
```

**Parameters:** None

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_enable\_color\_transform function Description:**

This function is used to enable color transformation. By default, the color transform is turned off. *(from Sept 2022, only for GC355 and GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_enable_color_transform (
);
```

**Parameters:** None

**Returns:**

Returns `VG_LITE_SUCCESS` if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_set\_color\_transform function Description:**

This function is used to set pixel scale and bias values for color transformation for each pixel channel. *(from August 2022, only for GC355 and GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_color_transform (
    vg_lite_color_transform_t *values
);
```

**Parameters:**

Parameter	Description
*values	Pointer to the color transformation values to set. See enum <code>vg_lite_color_transform_t</code> .

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

#### `vg_lite_enable_masklayer` **function** **Description:**

This function controls the availability of mask functionality. The mask is turned off by default. *(from August - Sept mber 2022, requires GC555 hardware)*

Applications can use VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_MASK`) to determine HW support for mask. The blit and draw mask functions below require GC555 hardware support. These functions were introduced in August 2022 and the syntax or name was further refined in September 2022.

#### **Syntax:**

```
vg_lite_error_t vg_lite_enable_masklayer (  
    void  
);
```

#### **Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

#### `vg_lite_disable_masklayer` **function** **Description:**

This function controls the availability of mask functionality. The mask is turned off by default. *(from August -September 2022, requires GC555 hardware, prior to Sept 2022 name was `vg_lite_disable_mask_layer`)*

#### **Syntax:**

```
vg_lite_error_t vg_lite_disable_masklayer (  
    void  
);
```

#### **Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

#### `vg_lite_create_masklayer` **function** **Description:**

This function creates a mask layer with the specified width and height. The mask format defaults to A8 and the default mask value is 255. *(from August 2022-September, requires GC555 hardware)*

#### **Syntax:**

```
vg_lite_error_t vg_lite_create_masklayer (  
    vg_lite_buffer_t      *masklayer,  
    vg_lite_uint32_t      width,  
    vg_lite_uint32_t      height  
);
```

**Parameters:**

Parameter	Description
*masklayer	Points to the address of the buffer of the mask layer to be created.
width	Mask layer width (in pixels).
height	Mask layer height (in pixels).

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_blend_masklayer` **function** **Description:**

This function blends the specified area of the source mask layer with the destination mask layer according to an `vg_lite_mask_operation_t` enumeration value, to create a blended destination mask layer. *(from August-September 2022, requires GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_blend_masklayer (
    vg_lite_buffer_t      *dst_masklayer,
    vg_lite_buffer_t      *src_masklayer,
    vg_lite_mask_operation operation,
    vg_lite_rectangle_t    *rect,
);
```

**Parameters:**

Parameter	Description
*dst_masklayer	Points to the address of the buffer of the destination mask layer.
*src_masklayer	Points to the address of the buffer of the source mask layer.
operation	Blending mode to be applied to each image pixel, as defined by the enum <code>vg_lite_mask_operation_t</code> .
*rect	The rectangle area (x, y, width, height) of the blend operation.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_set_masklayer` **function** **Description:**

This function sets the given mask layer to the hardware. *(from August-September 2022, requires GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_masklayer (
    vg_lite_buffer_t *masklayer
);
```

**Parameters:**

Parameter	Description
*masklayer	Points to the address of the buffer of the mask layer to be set.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_render_masklayer` **function** **Description:**

This function draws the mask layer according to the specified path, color, and matrix information. *(from August-September 2022, requires GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_render_masklayer (  
    vg_lite_buffer_t          *masklayer,  
    vg_lite_mask_operation    operation,  
    vg_lite_path_t            *path,  
    vg_lite_fill_t            fill_rule,  
    vg_lite_color_t           color,  
    vg_lite_matrix_t          *matrix  
);
```

**Parameters:**

Parameter	Description
*masklayer	Points to the address of the buffer of the destination mask layer.
operation vg_lite_mask_operation_t	Blending mode to be applied to each image pixel, as defined by the enum <code>vg_lite_mask_operation_t</code> .
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw. Refer to Vector path opcodes for plotting paths in this document for opcode detail.
fill_rule	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path.
color	Specifies the color <code>vg_lite_color_t</code> RGBA value to be applied to each pixel drawn by the path.
*matrix	Points to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed, meaning the source is copied directly on the target at 0,0 location. which is usually a bad idea since the path can be anything.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Blit/Draw extended functions

`vg_lite_destroy_masklayer` **function** **Description:**

This function is used to free a mask layer. *(from August-September 2022, requires GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_destroy_masklayer (
    vg_lite_buffer_t      masklayer
);
```

**Parameters:**

Parameter	Description
*masklayer	Points to the address of the buffer of the mask layer to be destroyed.

**Returns:**

Returns VG\_LITE\_SUCCESS if the function is successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_set\_mirror function Description:**

This function is used to control mirror functionality. By default, the mirror is turned off and the default output orientation is from top to bottom. *(from August 2022, only for GC555 hardware)*

Application can use VGLite API [vg\\_lite\\_query\\_feature](vg\_lite\_query\_feature\_function.md) (gcFEATURE\_BIT\_VG\_MIRROR) to determine HW support for mirror. Mirror functions require GC555 hardware.

**Syntax:**

```
vg_lite_error_t vg_lite_set_mirror (
    vg_lite_orientation_t  orientation
);
```

**Parameters:**

Parameter	Description
orientation	The orientation mode as defined by the enum <i>vg_lite_orientation_t</i> .

**Returns:**

VG\_LITE\_SUCCESS or VG\_LITE\_NOT\_SUPPORT if not supported.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_source\_global\_alpha function Description:**

This function sets the image/source global alpha and return a status error code. *(from June 2021, requires GCNanoUltraV or GC555 hardware)*

Application can use VGLite API vg\_lite\_query\_feature (gcFEATURE\_BIT\_VG\_GLOBAL\_ALPHA) to determine HW support for global alpha. The global alpha BLIT-related functions require GC-NanoUltraV or GC555 hardware.

**Syntax:**

```
vg_lite_error_t vg_lite_source_global_alpha (  
    vg_lite_global_alpha_t    alpha_mode,  
    vg_lite_uint8_t          alpha_value  
);
```

**Parameters:**

Parameter	Description
alpha_mode	Global alpha mode value. See enum <code>vg_lite_global_alpha_t</code> .
alpha_value	The image/source global alpha value to set.

**Returns:**

VG\_LITE\_SUCCESS or VG\_LITE\_NOT\_SUPPORT if global alpha is not supported.

**Parent topic:**Blit/Draw extended functions

**vg\_lite\_dest\_global\_alpha function Description:**

This function sets the destination global alpha and returns a status error code. *(from June 2021, requires GCNanoUltraV or GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_dest_global_alpha (  
    vg_lite_global_alpha_t    alpha_mode,  
    vg_lite_uint8_t          alpha_value  
);
```

**Parameters:**

Parameter	Description
alpha_mode	Global alpha mode value. See enum <code>vg_lite_global_alpha_t</code> .
alpha_value	The destination global alpha value to set.

**Returns:**

VG\_LITE\_SUCCESS or VG\_LITE\_NOT\_SUPPORT if global alpha is not supported.

**Parent topic:**Blit/Draw extended functions

**Parent topic:**[Blits for compositing and blending](#)

**Vector path control** This chapter provides an overview of the vector path enumerations, structures, functions, and opcodes for plotting paths.

**Vector path enumerations** This section provides an overview of vector path enumerations.

**vg\_lite\_format\_t enumeration** Values for `vg_lite_format_t` enum are defined in Table 1.

If <code>vg_lite_format_t</code>	Path data alignment in the array should be:
VG_LITE_S8	8 bit
VG_LITE_S16	2 bytes
VG_LITE_S32	4 bytes



**Parent topic:**Vector path enumerations

`vg_lite_quality_t` **enumeration** Specifies the level of hardware assisted anti-aliasing.

Used in structure: `vg_lite_path_t`.

Used in function: `vg_lite_init_path`, `vg_lite_init_arc_path`.

<code>vg_lite_quality_t</code>	Description
<code>VG_LITE_QUALITY_HIGH</code>	High quality: 16x coverage sample anti-aliasing
<code>VG_LITE_QUALITY_UPPER</code>	Upper quality: 8x coverage sample anti-aliasing. Use <code>vg_lite_query_feature</code> to determine availability of 8x CSAA (feature enum value <code>gcFEATURE_BIT_VG_QUALITY_8X</code> .(deprecated from June 2020, available with supported hardware from August 2022).
<code>VG_LITE_QUALITY_MEDIUM</code>	Medium quality: 4x coverage sample anti-aliasing
<code>VG_LITE_QUALITY_LOW</code>	Low quality: No anti-aliasing

**Parent topic:**Vector path enumerations

**Parent topic:**[Vector path control](#)

**Vector path structures** This section provides an overview of vector path structures.

`vg_lite_hw_memory` **structure** This structure gets the memory allocation information recorded by the kernel.

Used in structure: `vg_lite_path_t`.

<code>vg_lite_hw_memory</code> member	Type	Description
<code>handle</code>	<code>vg_lite_handle_t</code>	GPU memory object handle
<code>memory</code>	<code>vg_lite_handle_t</code>	Logical memory address
<code>address</code>	<code>vg_lite_uint32_t</code>	GPU memory address
<code>bytes</code>	<code>vg_lite_uint32_t</code>	Size of memory
<code>property</code>	<code>vg_lite_uint32_t</code>	Bit 0 is used for path upload: - 0: Disable path data uploading (always embedded into command buffer) - 1: Enable auto path data uploading

**Parent topic:**Vector path structures

`vg_lite_path_t` **structure** This structure describes VGLite path data.

Path data is made of op codes and coordinates. The format for op codes is always `VG_LITE_S8`. For more details on opcodes, see [Vector path opcodes for plotting paths](#).

Used in init functions: `vg_lite_init_path`, `vg_lite_init_arc_path`, `vg_lite_upload_path`, `vg_lite_clear_path`, `vg_lite_append_path`.

Used in draw functions: `vg_lite_draw`, `vg_lite_draw_grad`, `vg_lite_draw_radial_grad`, `vg_lite_draw_pattern`.

vg_lite_path_t members	Type	Description
bounding_box[4]	vg_lite_float_t	bounding box for path [0] left [1] top [2] right [3] bottom
quality	vg_lite_quality	enum for quality hint for the path, anti-aliasing level
format	vg_lite_format	enum for coordinate format
uploaded	vg_lite_hw_mem_t	struct with path data that has been uploaded into GPU addressable memory
path_length	vg_lite_uint32_t	number of bytes in the path
path	vg_lite_pointer_t	pointer to path data
path_changed	vg_lite_int8_t	0: not changed; 1: changed.
pdata_internal	vg_lite_int8_t	0: path data memory is allocated by application; 1: path data memory is allocated by driver.
path_type	vg_lite_path_type_t	The draw path type as specified in enum <code>vg_lite_path_type_t</code> . <i>(added for stroke control, from March 2022)</i>
*stroke	vg_lite_stroke_t	As defined by structure <code>vg_lite_stroke_t</code> <i>(added for stroke control, from March 2022)</i>
stroke_path	vg_lite_pointer_t	Pointer to the physical description of the stroke path. <i>(added for stroke control, from March 2022)</i>
stroke_size	vg_lite_uint32_t	Number of bytes in the stroke path data. <i>(added for stroke control, from March 2022)</i>
stroke_color	vg_lite_color_t	The stroke path fill color. <i>(from Sept 2022)</i>
add_end	vg_lite_int8_t	Flag that add <code>end_path</code> in driver <i>(from March 2023)</i>

### Special notes for path objects:

- Endianness has no impact, as it is aligned against the boundaries
- Multiple contiguous opcodes should be packed by the size of the specified data format. For example, by 2 bytes for VG\_LITE\_S16 or by 4 bytes for VG\_LITE\_S32.

For example, because opcodes are 8-bit (1-byte), 16-bit (2-byte), or 32-bit (4-byte) data types:

```
...
<opcode1_that_needs_data>
<align_to_data_size>
<data_for_opcode1>
<opcode2_that_doesnt_need_data>
<align_to_data_size>
<opcode3_that_needs_data>
<align_to_data_size>
<data_for_opcode3>
...
```

- Path data in the array should always be 1-, 2-, or 4-byte aligned, depending on the format:

For example, for 32-bit (4-byte) data types:

```
...
<opcode1_that_needs_data>
<pad to 4 bytes>
<4 byte data_for_opcode1>
<opcode2_that_doesnt_need_data>
<pad to 4 bytes>
<opcode3_that_needs_data>
<pad to 4 bytes>
<4 byte data_for_opcode3>
...
```

**Parent topic:** Vector path structures

Parent topic: [Vector path control](#)

**Vector path functions** When using a small tessellation window and depending on a path's size, a path might be uploaded to the hardware multiple times because the hardware scanline convert path with the provided tessellation window size, so VGLite path rendering performance might go down. That is why it is preferable to set the tessellation buffer size to the most common path size, for example if you only render 24-pt fonts, you can set the tessellation buffer to be 24x24.

All the RGBA color formats available in the `vg_lite_buffer_format_t` are supported as the destination buffer for the draw function.

#### `vg_lite_get_path_length` function Description:

This function calculates the path command buffer length (in bytes).

The application is responsible for allocating a buffer according to the buffer length calculated with this function. Then, the buffer is used by the path as a command buffer. The VGLite driver does not allocate the path command buffer.

#### Syntax:

```
vg_lite_uint32_t vg_lite_get_path_length (
    vg_lite_uint8_t      *opcode,
    vg_lite_uint32_t      count,
    vg_lite_format_t      format
);
```

#### Parameters:

Parameter	Description
*opcode	Pointer to the opcode array to use to construct the path. ( <i>*opcode from March 2023</i> )
count	The opcode count
format	The coordinate data format. All formats available in the <code>vg_lite_format_t</code> enum are valid formats for this function.

#### Returns:

Returns the command buffer length in bytes.

Parent topic: [Vector path functions](#)

#### `vg_lite_append_path` function Description:

This function assembles the command buffer for the path. The command buffer is allocated by the application and assigned to the path. This function makes the final GPU command buffer for the path based on the input opcodes (cmd) and coordinates (data). The application is responsible for allocating a buffer large enough for the path\*. (from Jan 2022, returns a `vg_lite_error_t` status code)\*

#### Syntax:

```
vg_lite_error_t vg_lite_append_path (
    vg_lite_path_t      *path
    vg_lite_uint8_t      *opcode,
    vg_lite_pointer      data,
    vg_lite_uint32_t      seg_count
);
```

(continues on next page)

(continued from previous page)

);

**Parameters:**

Parameter	Description
*path	Pointer to the <code>vg_lite_path_t</code> structure with the path definition.
*opcode	Pointer to the opcode array to use to construct the path. ( <i>*opcode from March 2023</i> )
data	Pointer to the coordinate data array to use to construct the path
seg_count	The opcode count

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Vector path functions

**vg\_lite\_init\_path function Description:**

This function initializes a path definition with specified values. (*From Dec 2019 returns `vg_lite_error_t`, previous was void.*)

**Syntax:**

```
vg_lite_error_t vg_lite_init_path (
    vg_lite_path_t      *path,
    vg_lite_format_t     format,
    vg_lite_quality_t    quality,
    vg_lite_uint32_t     length,
    vg_lite_pointer      *data,
    vg_lite_float_t      min_x,
    vg_lite_float_t      min_y,
    vg_lite_float_t      max_x,
    vg_lite_float_t      max_y
);
```

**Parameters:**

Parameter	Description
*path	Pointer to the <code>vg_lite_path_t</code> structure for the path object to be initialized with the member values specified.
format	The coordinate data format. All formats available in the <code>vg_lite_format_t</code> enum are valid formats for this function.
quality	The quality for the path object. All formats available in the <code>vg_lite_quality_t</code> enum are valid formats for this function.
length	The length of the path data (in bytes)
*data	Pointer to path data
min_x min_y max_x max_y	Minimum and maximum x and y values specifying the bounding box of the path

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Vector path functions

**vg\_lite\_init\_arc\_path function Description:**

This function initializes an arc path definition with specified values. *(from February 2021)*

**Syntax:**

```
vg_lite_error_t vg_lite_init_arc_path (
    vg_lite_path_t      *path,
    vg_lite_format_t     format,
    vg_lite_quality_t    quality,
    vg_lite_uint32_t     length,
    vg_lite_pointer      *data,
    vg_lite_float_t      min_x,
    vg_lite_float_t      min_y,
    vg_lite_float_t      max_x,
    vg_lite_float_t      max_y
);
```

**Parameters:**

Parameter	Function
*path	Pointer to the vg_lite_path_t structure for the path object to be initialized with the member values specified.
format	The coordinate data format. The vg_lite_format_t enum value should be FP32.
quality	The quality for the path object. All formats available in the vg_lite_quality_t enum are valid formats for this function.
length	The length of the path data (in bytes).
*data	Pointer to path data.
min_x min_y max_x max_y	Minimum and maximum x and y values specifying the bounding box of the path.

**Returns:**

Returns VG\_LITE\_SUCCESS if successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Vector path functions

**vg\_lite\_upload\_path function Description:**

This function is used to upload a path to GPU memory.

In normal cases, the VGLite driver will copy any path data into a command buffer structure during runtime. This does take some time if there are many paths to be rendered. Also, in an embedded system the path data won't change - so it makes sense to upload the path data into GPU memory in such a form that the GPU can directly access it. This function will signal the driver to allocate a buffer that will contain the path data and the required command buffer header and footer data for the GPU to access the data directly. Call vg\_lite\_clear\_path to free this buffer after the path is used.

**Syntax:**

```
vg_lite_error_t vg_lite_upload_path (
    vg_lite_path_t      *path
);
```

**Parameters:**

Parameter	Description
*path	Pointer to a vg_lite_path_t structure that contains the path to be uploaded.

**Returns:**

VG\_LITE\_OUT\_OF\_MEMORY if not enough GPU memory is available for buffer allocation.

**Parent topic:**Vector path functions

**vg\_lite\_clear\_path function Description:**

This function will clear and reset path member values. If the path has been uploaded, it frees the GPU memory allocated when uploading the path. *(From Dec 2019 returns vg\_lite\_error\_t, previous was void.)*

.

**Syntax:**

```
vg_lite_error_t vg_lite_clear_path (  
    vg_lite_path_t      *path  
);
```

**Parameters:**

Parameter	Description
*path	Pointer to the vg_lite_path_t path definition to be cleared.

**Returns:**

Returns VG\_LITE\_SUCCESS if successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Vector path functions

**Parent topic:**[Vector path control](#)

**Vector path opcodes for plotting paths** The following opcodes are path drawing commands available for vector path data.

A path operation is submitted to the GPU as [Opcode | Coordinates]. The operation code is stored as a VG\_LITE\_S8 while the coordinates are specified via vg\_lite\_format\_t.

Op-code	Arguments	Description
0x00	None	<b>VLC_OP_END.</b> Finish tessellation. Close any open path.
0x01	None	<b>VLC_OP_CLOSE.</b> For VGLite driver internal use only. Application should not use this OP directly.
0x02	(x, y)	<b>VLC_OP_MOVE.</b> Move to the given vertex. Close any open path. $start_x = x$ $start_y = y$
0x03	( $\Delta x$ , $\Delta y$ )	<b>VLC_OP_MOVE_REL.</b> Move to the given relative point. Close any open path. $start_x = start_x + \Delta x$ $start_y = start_y + \Delta y$
0x04	(x, y)	<b>VLC_OP_LINE.</b> Draw a line to the given point. $Line(start_x, start_y, x, y)$ $start_x = x$ $start_y = y$
0x05	( $\Delta x$ , $\Delta y$ )	<b>VLC_OP_LINE_REL.</b> Draw a line to the given relative point. $x = start_x + \Delta x$ $y = start_y + \Delta y$ $Line(start_x, start_y, x, y)$ $start_x = x$ $start_y = y$
0x06	(cx, cy) (x, y)	<b>VLC_OP_QUAD.</b> Draw a quadratic Bezier curve to the given end point using the specified control point. $Quad(start_x, start_y, cx, cy, x, y)$ $start_x = x$ $start_y = y$
0x07	( $\Delta cx$ , $\Delta cy$ ) ( $\Delta x$ , $\Delta y$ )	<b>VLC_OP_QUAD_REL.</b> Draw a quadratic Bezier curve to the given relative end point using the specified relative control point. $cx = start_x + \Delta cx$ $cy = start_y + \Delta cy$ $x = start_x + \Delta x$ $y = start_y + \Delta y$ $Quad(start_x, start_y, cx, cy, x, y)$ $start_x = x$ $start_y = y$
1.6. Multimedia		<b>VLC_OP_CUBIC.</b> Draw a cubic Bezier curve to the given end point using the specified control points. $Cubic(start_x, start_y, cx_1, cy_1, cx_2, cy_2, x, y)$ $start_x = x$ $start_y = y$

**Parent topic:** [Vector path control](#)

**Vector-based draw operations** This part of the API performs the hardware accelerated draw operations.

**Draw and gradient enumerations** This section provides an overview of draw and gradient enumerations.

**vg\_lite\_blend\_t enumeration** This enumeration is defined under the “Blit enumerations” section (see [vg\\_lite\\_blend\\_t](#) enumeration).

**Parent topic:** Draw and gradient enumerations

**vg\_lite\_color\_t parameter** The common parameter [vg\\_lite\\_color\\_t](#) is described in Common parameter types.

**Parent topic:** Draw and gradient enumerations

**vg\_lite\_fill\_t enumeration** This enumeration is used to specify the fill rule to use. For drawing any path, the hardware supports both non-zero and odd-even fill rules.

To determine whether any point is contained inside an object, imagine drawing a line from that point out to infinity in any direction such that the line does not cross any vertex of the path. For each edge that is crossed by the line, add 1 to the counter if the edge is crossed from left to right, as seen by an observer walking across the line towards infinity, and subtract 1 if the edge crossed from right to left. In this way, each region of the plane will receive an integer value.

The non-zero fill rule says that a point is inside the shape if the resulting sum is not equal to zero. The even/odd rule says that a point is inside the shape if the resulting sum is odd, regardless of sign.

Used in function: [vg\\_lite\\_render\\_masklayer](#).

Used in draw functions: [vg\\_lite\\_draw](#), [vg\\_lite\\_draw\\_grad](#), [vg\\_lite\\_draw\\_radial\\_grad](#), [vg\\_lite\\_draw\\_pattern](#).

<b>vg_lite_fill_t values</b>	<b>string</b>	<b>Description</b>
VG_LITE_FILL_NON_ZERO		Non-zero fill rule. A pixel is drawn if it crosses at least one path pixel.
VG_LITE_FILL_EVEN_ODD		Even-odd fill rule. A pixel is drawn if it crosses an odd number of path pixels.

**Parent topic:** Draw and gradient enumerations

**vg\_lite\_filter\_t enumeration** This enum is defined under the “Blit enumerations” section (see [vg\\_lite\\_filter\\_t](#) enumeration).

**Parent topic:** Draw and gradient enumerations



`vg_lite_gradient_spreadmode_t` **enumeration** `vg_lite_gradient_spreadmode_t` enum is defined to match OpenVG enum `VGColorRampSpreadMode` (from March 2023, replaces `vg_lite_radial_gradient_spreadmode*`, requires GC355/GC555 hardware)\*

The application may only define stops with offsets between 0 and 1. Spread modes define how the given set of stops are repeated or extended in order to define interpolated color values for arbitrary input values outside the [0,1] range.

Used in structure: `vg_lite_radial_gradient_t`.

<b>vg_lite_gradient_spreadmode_t</b>	Description
<code>VG_LITE_GRADIENT_SPREADMODE_REPEAT</code>	The current fill color is used for all stop values less than 0 or greater than 1 respectively.
<code>VG_LITE_GRADIENT_SPREADMODE_CLAMP</code>	Colors defined at 0 and 1 are used for all stop values less than 0 or greater than 1 respectively.
<code>VG_LITE_GRADIENT_SPREADMODE_WRAP</code>	Color values defined between 0 and 1 are repeated indefinitely in both directions.
<code>VG_LITE_GRADIENT_SPREADMODE_MIRROR</code>	Color values defined between 0 and 1 are repeated indefinitely in both directions but with alternate copies of the range reversed.

**Parent topic:** Draw and gradient enumerations

`vg_lite_pattern_mode_t` **enumeration** Defines how the region outside the image pattern is filled for the path.

Used in function: `vg_lite_draw_gradient`, `vg_lite_draw_pattern`.

<b>vg_lite_pattern_mode_t</b>	Description
<code>VG_LITE_PATTERN_MODE_REPEAT</code>	Pixels outside the bounds of the source image should be taken as the color.
<code>VG_LITE_PATTERN_MODE_CLAMP</code>	Pixels outside the bounds of the source image should be taken as having the same color as the closest edge pixel. The color of the pattern border is expanded to fill the region outside the pattern.
<code>VG_LITE_PATTERN_MODE_WRAP</code>	Pixels outside the bounds of the source image should be repeated indefinitely in all directions. (from March 2023)
<code>VG_LITE_PATTERN_MODE_MIRROR</code>	Pixels outside the bounds of the source image should be reflected indefinitely in all directions. (from March 2023)

**Parent topic:** Draw and gradient enumerations

`vg_lite_radial_gradient_spreadmode_t` **enumeration** (Deprecated March 2023) use `vg_lite_gradient_spreadmode_t`. Defines the radial gradient padding mode. (from Nov 2020, requires GC355 hardware)

Used in structure: `vg_lite_radial_gradient_t`.

vg_lite_radial_gradient_stop String Values	Description
VG_LITE_RADIAL_GRADIENT_STOP_0	The current fill color is used for all stop values less than 0 or greater than 1 respectively.
VG_LITE_RADIAL_GRADIENT_STOP_1	Colors defined at 0 and 1 are used for all stop values less than 0 or greater than 1 respectively.
VG_LITE_RADIAL_GRADIENT_STOP_REPEAT	Color values defined between 0 and 1 are repeated indefinitely in both directions.
VG_LITE_RADIAL_GRADIENT_STOP_REPEAT_REVERSE	Color values defined between 0 and 1 are repeated indefinitely in both directions but with alternate copies of the range reversed.

**Parent topic:** Draw and gradient enumerations

**Parent topic:** [Vector-based draw operations](#)

**Draw and gradient structures** This section provides an overview of the draw and gradient structures.

**vg\_lite\_buffer\_t structure** This structure is defined under the “Pixel buffer structures” section (see `vg_lite_buffer_t` structure).

**Parent topic:** Draw and gradient structures

**vg\_lite\_color\_ramp\_t structure** This structure defines the stops for the radial gradient. The five parameters provide the offset and color for the stop. Each stop is defined by a set of floating point values which specify the offset and the sRGBA color and alpha values. Color channel values are in the form of a non-premultiplied (R, G, B, alpha) quad. All parameters are in the range of [0,1]. The red, green, blue, alpha value of [0, 1] is mapped to an 8-bit pixel value [0, 255]. *(from November 2020, requires GC355 hardware)*

The define for the max number of radial gradient stops is `#define MAX_COLOR_RAMP_STOPS 256`.

Used in radial gradient structure: `vg_lite_radial_gradient_t`.

vg_lite_color_ramp_t members	mem-	Type	Description
stop		<code>vg_lite_float_t</code>	Offset value for the color stop
red		<code>vg_lite_float_t</code>	Red color channel value for the color stop
green		<code>vg_lite_float_t</code>	Green color channel value for the color stop
blue		<code>vg_lite_float_t</code>	Blue color channel value for the color stop
alpha		<code>vg_lite_float_t</code>	Alpha color channel value for the color stop

**Parent topic:** Draw and gradient structures

**vg\_lite\_linear\_gradient\_t structure** This structure defines the organization of a linear gradient in VGLite data. The linear gradient is applied to filling a path. It generates a 256x1 image according to the specified settings.

Used in init and draw functions: `vg_lite_init_grad`, `vg_lite_set_grad`, `vg_lite_update_grad`, `vg_lite_get_grad_matrix`, `vg_lite_clear_grad`, `vg_lite_draw_grad`.

vg_lite_linear_gradient_t constants	con-	Type	Description
VLC_MAX_GRADIENT_STOP		vg_lite_int32_t	Constant. Maximum number of gradient colors = 16.
<b>vg_lite_linear_gradient_t members</b>			
colors		vg_lite_uint32_t	Color array for the gradient
[VLC_MAX_GRADIENT_STOP]			
count		vg_lite_uint32_t	Number of colors
stops		vg_lite_uint32_t	Number of color stops, from 0 to 255
[VLC_MAX_GRADIENT_STOP]			
matrix		vg_lite_matrix_t	Struct for the matrix to transform the gradient color ramp
image		vg_lite_buffer_t	Image object struct to represent the color ramp

**Parent topic:** Draw and gradient structures

**vg\_lite\_ext\_linear\_gradient structure** This structure defines the organization of the extended parameters possible for a linear gradient (*from April 2022*).

Used in functions: `vg_lite_draw_linear_grad`.

vg_lite_ext_linear_gradient members	Type	Description
count	vg_lite_uint32_t	Count of colors, up to 256.
matrix	vg_lite_matrix_t	The matrix to transform the gradient.
image	vg_lite_buffer_t	The image for rendering as gradient pattern.
linear_grad	vg_lite_linear_grad_t	Linear gradient parameters. Includes center point, focal point and radius.
ramp_length	vg_lite_uint32_t	Color ramp length for gradient paints provided to the driver.
color_ramp[VLC_MAX_COLORS]	vg_lite_color_ramp_t	Color ramp parameter for gradient paints provided to the driver.
converted_length	vg_lite_uint32_t	Converted internal color ramp length.
converted_ramp[VLC_MAX_COLORS]	vg_lite_color_ramp_t	Converted internal color ramp.
pre-multiplied	vg_lite_uint8_t	If this value is set to 1, the color value of <code>color_ramp</code> will be multiplied by the alpha value of <code>color_ramp</code> .
spread_mode	vg_lite_radial_grad_t	The spread mode that is applied to the pixels out of the image after transformed.

**Parent topic:** Draw and gradient structures

**vg\_lite\_linear\_gradient\_parameter structure** This structure defines a radial direction for a linear gradient. (*from April 2022*)

Line0 connects point (X0, Y0) to point (X1, Y1) and represents the radial direction of the linear gradient.

Line1 is a line perpendicular to line0 which passes through point (X0, Y0).

Line2 is a line perpendicular to line0 which passes through point (X1, Y1)

The linear gradient paint is applied at the intersection of the path fill area and the plane starting from line 1 and ending at line 2.

Used in structure: `vg_lite_ext_linear_gradient`.

Used in functions: `vg_lite_set_linear_grad`.

<b>vg_lite_linear_gradient_parameter_t members</b>	<b>Type</b>	<b>Description</b>
X0	<code>vg_lite_float_</code>	X origin of linear gradient radial direction.
Y0	<code>vg_lite_float_</code>	Y origin of linear gradient radial direction.
X1	<code>vg_lite_float_</code>	X end point of linear gradient radial direction.
Y1	<code>vg_lite_float_</code>	Y end point of linear gradient radial direction.

**Parent topic:**Draw and gradient structures

`vg_lite_matrix_t` **structure** This structure is defined under the “Matrix control structures” section (see `vg_lite_matrix_t` structure).




**Parent topic:**Draw and gradient structures

`vg_lite_path_t` **structure** This structure is defined under the “Vector path structures” section (see `vg_lite_path_t` structure).

**Parent topic:**Draw and gradient structures

`vg_lite_radial_gradient_parameter_t` **structure** This structure defines the gradient radius and the X and Y coordinates for the center and focal points of the gradient (*from November 2020, requires GC355 or GC555 hardware*).

Used in radial gradient structure: `vg_lite_radial_gradient_t`.

vg_lite_radial_gradient_parameter_t member	Type	Description
		Coordinates x and y of the gradient color center point. Center point refers to the center of the gradient color.
		
cx	vg_lite_float_t	
cy	vg_lite_float_t	
		Radius of the gradient
		
r	vg_lite_float_t	
		Coordinates x and y of the gradient color focal point. Focal point refers to the center of the gradient color.
		
fx	vg_lite_float_t	
fy	vg_lite_float_t	

**Parent topic:**Draw and gradient structures

**vg\_lite\_radial\_gradient\_t structure** This structure defines the application of the radial gradient to fill a path. *(from November 2020, requires GC355 or GC555 hardware).*

Used in radial gradient functions: vg\_lite\_draw\_grad, vg\_lite\_set\_radial\_grad, vg\_lite\_update\_radial\_grad, vg\_lite\_get\_radial\_grad, vg\_lite\_clear\_radial\_grad.

vg_lite_radial_gradient_t member	Type	Description
count	vg_lite_uint32_t	Count of colors, up to 256
matrix	vg_lite_matrix_t	Structure that specifies the transform matrix for the gradient
image	vg_lite_buffer_t	Structure that specifies the image for rendering as a gradient pattern
radial_grad	vg_lite_radial_grad_t	Structure that specifies the location of the gradient's center point (cx, cy), focal point(fx, fy) and radius(r)
ramp_length	vg_lite_uint32_t	Color ramp parameters for gradient paints provided to the driver
color_ramp[VLC_MAX_COLORS]	vg_lite_color_ramp_t	Structure that specifies the color ramp
converted_length	vg_lite_uint32_t	Converted internal color ramp.
converted_ramp[VLC_MAX_COLORS]	vg_lite_color_ramp_t	Structure that specifies the internal color ramp
pre_multiplied	vg_lite_uint32_t	If this value is set to 1, the color value of color_ramp will be multiplied by the alpha value of color_ramp.
spread_mode	vg_lite_radial_grad_t	Enum that specifies the tiling mode, which is applied to the pixels out of the image after transformation

**Parent topic:** Draw and gradient structures

**Parent topic:** [Vector-based draw operations](#)

**Draw functions** This section provides an overview of the draw functions.

**vg\_lite\_draw function Description:**

This function performs a hardware accelerated 2D vector draw operation.

The size of the tessellation buffer can be specified at initialization and it is aligned with the minimum hardware alignment requirements of the kernel. Specifying a smaller size for tessellation buffer allocates less memory but reduces performance. Because the hardware walks the target with the provided tessellation window size, a path may be sent to the hardware multiple times. It is a good practice to set the tessellation buffer size to the most common path size. For example, if all you do is render up to 24-point fonts, you can set the tessellation buffer to 24x24.

**Note:**

- All the color formats available in the `vg_lite_buffer_format_t` enum are supported as the destination buffer for the draw function
- The hardware does not support strokes; they must be converted to paths before you use them in the draw API

**Syntax:**

```
vg_lite_error_t vg_lite_draw (
    vg_lite_buffer_t      *target,
    vg_lite_path_t        *path,
    vg_lite_fill_t        fill_rule,
    vg_lite_matrix_t      *matrix,
    vg_lite_blend_t        blend,
    vg_lite_color_t        color
);
```

**Parameters:**

Parameter	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure for the destination buffer. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid destination formats for the draw function.
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw. See opcode details in Vector path opcodes for plotting paths.
fill_rule	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path
*matrix	Pointer to a <code>vg_lite_matrix_t</code> structure that defines the <i>affine</i> transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed. <b>Note:</b> Non-affine transformations are not supported by <code>vg_lite_draw</code> ; therefore, a perspective transformation matrix might have unexpected effects on path rendering.
blend	Select one of the hardware-supported blend modes in the <code>vg_lite_blend_t</code> enum to be applied to each drawn pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0).
color	The color applied to each pixel drawn by the path.

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Draw functions

**vg\_lite\_draw\_grad function Description:**

This function is used to fill a path with a linear gradient according to the specified fill rules. The specified path is transformed according to the selected matrix and is filled with the specified color gradient.

**Syntax:**

```
vg_lite_error_t vg_lite_draw_grad (
    vg_lite_buffer_t      *target,
    vg_lite_path_t        *path,
    vg_lite_fill_t        fill_rule,
    vg_lite_matrix_t      *matrix,
    vg_lite_linear_gradient_t *grad,
    vg_lite_blend_t        blend
);
```

**Parameters:**

Parameter	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure containing data describing the target path.
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw and fill with the linear gradient. See opcode details in Vector path opcodes for plotting paths.
fill_rule	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path
*matrix	Pointer to the <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed; however, this option is not preferable.
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure that contains the values to be used to fill the path.
blend	Specifies the blend mode in the <code>vg_lite_blend_t</code> enum to be applied to each drawn pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0).

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Draw functions

**vg\_lite\_draw\_radial\_grad function Description:**

This function is used to fill a path with a radial gradient according to the specified fill rules. The specified path is transformed according to the selected matrix and is filled with the radial color gradient. The application can use VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_RADIAL_GRADIENT`) to determine HW support for radial gradient.

**Syntax:**

```
vg_lite_error_t vg_lite_draw_radial_grad (  
    vg_lite_buffer_t      *target,  
    vg_lite_path_t        *path,  
    vg_lite_fill_t        fill_rule,  
    vg_lite_matrix_t      *path_matrix,  
    vg_lite_radial_gradient_t *grad,  
    vg_lite_color_t       paint_color,  
    vg_lite_blend_t       blend,  
    vg_lite_filter_t      filter  
);
```

**Parameters:**



Parameter	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure containing data describing the target path.
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw for and fill with the radial gradient. See opcode details in Vector path opcodes for plotting paths.
fill_rule	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path
*path_matrix	Pointer to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed; however, this option is not preferable.
*gradient	Pointer to the <code>vg_lite_radial_gradient_t</code> structure that contains the values to be used to fill the path. <b>Note:</b> <code>grad-&gt;image.image_mode</code> does not support <code>VG_LITE_MULTIPLY_IMAGE_MODE</code> .
paint_color	Specifies the paint color <code>vg_lite_color_t</code> RGBA value to be applied by <code>VG_LITE_RADIAL_GRADIENT_SPREAD_FILL</code> set by the function <code>vg_lite_set_radial_grad</code> . When pixels are out of the image after transformation, <code>paint_color</code> is applied to them. For details, see <code>vg_lite_radial_gradient_spreadmode_t</code> .
blend	Specifies the blend mode in the <code>vg_lite_blend_t</code> enum to be applied to each drawn pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0).
filter	Specifies the filter mode <code>vg_lite_filter_t</code> enum value to be applied to each drawn pixel. If no filtering is required, set this value to <code>VG_LITE_BLEND_POINT</code> (0).

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Draw functions

**vg\_lite\_draw\_pattern function Description:**

This function fills a path with an image pattern. The path is transformed according to the specified matrix and is filled with the transformed image pattern.

**Syntax:**

```
vg_lite_error_t vg_lite_draw_pattern (
    vg_lite_buffer_t      *target,
    vg_lite_path_t        *path,
    vg_lite_fill_t        fill_rule,
    vg_lite_matrix_t      *path_matrix,
    vg_lite_buffer_t      *pattern_image,
    vg_lite_matrix_t      *pattern_matrix,
    vg_lite_blend_t        blend,
    vg_lite_pattern_mode_t pattern_mode,
    vg_lite_color_t        pattern_color,
    vg_lite_color_t        color,
    vg_lite_filter_t       filter
);
```

**Parameters:**

Parameter	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure for the destination buffer. All color formats available in the <code>vg_lite_buffer_format_t</code> enum are valid destination formats for this draw function.
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw. See opcode details in Vector path opcodes for plotting paths
fill_rule	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path.
*src_matrix	Pointer to the <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the source pixels into the target. If the matrix is NULL, an identity matrix is assumed, meaning the source is copied directly onto the target at 0,0 location.
*dst_matrix	Pointer to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed.
*src_image	Pointer to the <code>vg_lite_buffer_t</code> structure that describes the source of the image pattern
dst_matrix	Pointer to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the source pixels into the target. If the matrix is NULL, an identity matrix is assumed, which means that the source is copied directly at 0,0 location on the target.
blend_mode	Specifies one of the <code>vg_lite_blend_t</code> enum values for hardware-supported blend modes to be applied to each drawn pixel in the image. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE</code> (0).
pattern_fill_rule	Specifies the <code>vg_lite_pattern_mode_t</code> value that defines how the region outside the image pattern is to be filled.
pattern_color	Specifies a 32bpp ARGB color ( <code>vg_lite_color_t</code> ) to be applied to the fill outside the image pattern area when the <code>pattern_mode</code> value is <code>VG_LITE_PATTERN_COLOR</code> . <i>(from Dec 2019, type now <code>vg_lite_color_t</code>, previously was <code>uint32_t</code>)</i>
color	Specifies a 32bpp ARGB color ( <code>vg_lite_color_t</code> ) to be applied as a mix color. If non-zero, the mix color value gets multiplied with each source pixel before blending happens. If a mix color is not needed, set the color parameter to 0 <i>(from May 2023)</i> . <b>Note:</b> This parameter has no effect if the pattern image <code>vg_lite_buffer_t</code> structure member <code>image_mode</code> is set to <code>VG_LITE_ZERO</code> or <code>VG_LITE_NORMAL_IMAGE_MODE</code> .
filter	Specifies the filter type. All formats available in the <code>vg_lite_filter_t</code> enum are valid formats for this function. A value of zero (0) indicates <code>VG_LITE_FILTER_POINT</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Draw functions

**Parent topic:** [Vector-based draw operations](#)

**Linear gradient initialization and control functions** This part of the API performs linear gradient operations.

A color gradient (color progression, color ramp) is a smooth transition between a set of colors (color stops) that is done along a line (linear, or axial color gradient) or radially, along concentric circles (radial color gradient). The color transition is done by linear interpolation between two consecutive color stops.

**Note:** VGLite supports linear color gradients for GCNanoLiteV and GCNanoUltraV. Both linear and radial gradients are supported with GC355 and GC555.

`vg_lite_init_grad` **function** **Description:**

This function initializes the internal buffer for the linear gradient object with default settings for rendering.

**Syntax:**

```
vg_lite_error_t vg_lite_init_grad (
    vg_lite_linear_gradient_t *grad
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure, which defines the gradient to be initialized. Default values are used.

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Linear gradient initialization and control functions

`vg_lite_clear_grad` **function** **Description:**

This function is used to clear the values of a linear gradient object and free up the memory of the image buffer.

**Syntax:**

```
vg_lite_error_t vg_lite_clear_grad (
    vg_lite_linear_gradient_t *grad
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure that is to be cleared

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Linear gradient initialization and control functions

`vg_lite_set_grad` **function** **Description:**

This function is used to set values for the members of the `vg_lite_linear_gradient_t` structure.

**Note:** The `vg_lite_set_grad` API adopts the following rules to set the default gradient colors if the input parameters are incomplete or invalid:

- If no valid stops have been specified (for example, due to an empty input array, out-of-range or out-of-order stops), a stop at 0 with (R, G, B, A) color (0.0, 0.0, 0.0, 1.0) (opaque black) and a stop at 1 with color (1.0, 1.0, 1.0, 1.0) (opaque white) are implicitly defined
- If at least one valid stop has been specified, but none has been defined with an offset of 0, then an implicit stop is added with an offset of 0 and the same color as the first user-defined stop

- If at least one valid stop has been specified, but none has been defined with an offset of 1, then an implicit stop is added with an offset of 1 and the same color as the last user-defined stop

**Syntax:**

```
vg_lite_error_t vg_lite_set_grad (  
    vg_lite_linear_gradient_t *grad,  
    uint32_t count,  
    uint32_t *colors,  
    uint32_t *stops  
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure to be set
count	The number of colors in the linear gradient. The maximum color stop count is defined by <code>VLC_MAX_GRAD</code> which is 16.
*colors	Specifies the color array for the gradient stops. The color is in ARGB8888 format with alpha in the upper byte.
*stops	Pointer to the gradient stop offset

**Returns:**

Always returns `VG_LITE_SUCCESS`.

**Parent topic:**Linear gradient initialization and control functions

**vg\_lite\_get\_grad\_matrix function Description:**

This function is used to get a pointer to the transformation matrix of the gradient object. It allows an application to manipulate the matrix to facilitate correct rendering of the gradient path.

**Syntax:**

```
vg_lite_error_t vg_lite_get_grad_matrix (  
    vg_lite_linear_gradient_t *grad  
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure, which contains the matrix to be retrieved

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Linear gradient initialization and control functions

**vg\_lite\_update\_grad function Description:**

This function is used to update or generate values for an image object that is going to be rendered. The `vg_lite_linear_gradient_t` object has an image buffer, which is used to render the gradient pattern. The image buffer is created or updated with the corresponding gradient parameters.

**Syntax:**

```
vg_lite_error_t vg_lite_update_grad (
    vg_lite_linear_gradient_t *grad
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_t</code> structure, which contains the update values to be used for the object to be rendered

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Linear gradient initialization and control functions

**Parent topic:** [Vector-based draw operations](#)

**Linear gradient extended functions** The following functions are available only with IP that includes hardware support for extended linear gradient capabilities, such as GC355 and GC555. These functions are not available with GCNanoLiteV, GCNanoUltraV, or GCNanoV. Applications can use VGLite API `vg_lite_query_feature` (`gcFEATURE_BIT_VG_LINEAR_GRADIENT_EXT`) to determine HW support for linear gradient.

**vg\_lite\_set\_linear\_grad function Description:**

This function is used to set the values that define the linear gradient. *(from April 2022)*

**Syntax:**

```
vg_lite_error_t vg_lite_set_linear_grad (
    vg_lite_ext_linear_gradient_t *grad,
    vg_lite_uint32_t count,
    vg_lite_color_ramp_t *color_ramp,
    vg_lite_linear_gradient_parameter_t grad_param,
    vg_lite_radial_gradient_spreadmode_t spread_mode,
    vg_lite_uint8_t pre_mult
);
```

**Parameters:**

Parameter	Description
<code>*gradient</code>	Pointer to the <code>vg_lite_ext_linear_gradient_t</code> structure that is to be set.
<code>count</code>	Count of the colors in the gradient. The maximum color stop count is defined by <code>MAX_COLOR_RAMP_STOPS</code> , which is set to 256.
<code>*color</code>	It is the array of stops for the linear gradient. The number of parameters for each stop is 5, and gives the offset and color of the stop. Each stop is defined by a floating-point <i>offset</i> value and four floating-point values containing the sRGBA color and alpha value associated with each stop, in the form of a non-premultiplied (R, G, B, alpha) quad. The range of all parameters is [0,1].
<code>gradient</code>	Gradient parameters as specified in the structure <code>vg_lite_linear_gradient_parameter_t</code> .
<code>spread</code>	The fill mode is applied to the pixels out of the paint after transformation. Uses the same spread mode enumeration types as radial gradient. For details, see <code>vg_lite_radial_gradient_spreadmode_t</code> enum.
<code>premultiplied</code>	This parameter controls whether color and alpha values are interpolated in premultiplied or non-premultiplied form.

**Returns:**

Returns `VG_LITE_INVALID_ARGUMENTS` to indicate the parameters are wrong.

**Parent topic:**Linear gradient extended functions

**vg\_lite\_get\_linear\_grad\_matrix function Description:**

This function returns a pointer to an extended linear gradient object's matrix.(from March 2023).

**Syntax:**

```
vg_lite_matrix_t* vg_lite_get_linear_grad_matrix (
    vg_lite_ext_linear_gradient_t *gradient,
);
```

**Parameters:**

Parameter	Description
<code>*gradient</code>	Pointer to the <code>vg_lite_ext_linear_gradient_t</code> structure.

**Returns:**

Returns a pointer to `vg_lite_matrix_t` for the specified extended linear gradient.

**Parent topic:**Linear gradient extended functions

**vg\_lite\_draw\_linear\_grad function Description:**

This function returns a pointer to an extended linear gradient object's matrix.(from March 2023).

**Syntax:**

```
vg_lite_error_t vg_lite_draw_linear_grad (
    vg_lite_buffer_t *target,
    vg_lite_path_t *path,
    vg_lite_fill_t fill_rule,
```

(continues on next page)

(continued from previous page)

```

    vg_lite_matrix_t      *path_matrix,
    vg_lite_ext_linear_gradient_t *grad,
    vg_lite_color_t       paint_color,
    vg_lite_blend_t       blend,
    vg_lite_filter_t       filter
);

```

**Parameters:**

Parameter	Description
*target	Pointer to the <code>vg_lite_buffer_t</code> structure containing data describing the target path.
*path	Pointer to the <code>vg_lite_path_t</code> structure containing path data that describes the path to draw for the linear gradient. Refer to Vector path opcodes for plotting paths in this document for opcode detail.
fill_r	Specifies the <code>vg_lite_fill_t</code> enum value for the fill rule for the path.
*path	Pointer to a <code>vg_lite_matrix_t</code> structure that defines the 3x3 transformation matrix of the path. If the matrix is NULL, an identity matrix is assumed; however, this option is not preferable.
*grad	Pointer to the <code>vg_lite_ext_linear_gradient_t</code> structure that contains the values to be used to fill the path. <b>Note:</b> <code>grad-&gt;image.image_mode</code> does not support <code>VG_LITE_MULTIPLY_IMAGE_MODE</code> .
paint	Specifies the paint color <code>vg_lite_color_t</code> RGBA value to be applied by <code>VG_LITE_RADIAL_GRADIENT_SPREAD_FILL</code> , set by function <code>vg_lite_set_linear_grad</code> . When pixels are out of the image after transformation, this <code>paint_color</code> is applied to them. For details, see enum <code>vg_lite_radial_gradient_spreadmode_t</code> .
blend	Specifies blend mode in the <code>vg_lite_blend_t</code> enum to be applied to each drawn pixel. If no blending is required, set this value to <code>VG_LITE_BLEND_NONE (0)</code> .
filter	Specifies the filter mode <code>vg_lite_filter_t</code> enum value to be applied to each drawn pixel. If no filtering is required, set this value to <code>VG_LITE_BLEND_POINT (0)</code> .

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:** Linear gradient extended functions

**vg\_lite\_update\_linear\_grad function Description:**

This function is used to update or generate the corresponding image object to render (*from April 2022*).

The `vg_lite_ext_linear_gradient_t` object has an image buffer that is used to render the linear gradient paint. The image buffer is created/updated according to the specified `grad` parameters.

**Syntax:**

```

vg_lite_error_t vg_lite_update_linear_grad (
    vg_lite_ext_linear_gradient_t *grad,
);

```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_ext_t</code> structure that is to be updated or created.

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Linear gradient extended functions

**vg\_lite\_clear\_linear\_grad function Description:**

This function is used to clear the linear gradient object. This resets the grad members and free the image buffer's memory (*from April 2022*).

**Syntax:**

```
vg_lite_error_t vg_lite_clear_linear_grad (  
    vg_lite_ext_linear_gradient_t *grad,  
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the <code>vg_lite_linear_gradient_ext_t</code> structure that is to be cleared.

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Linear gradient extended functions

**Parent topic:**[Vector-based draw operations](#)

**Radial gradient functions initialization and control functions** The following functions are available only with IP that supports radial gradients, such as GC355 and GC555. These functions are not available with GCNanoLiteV, or GCNanoUltraV or GCNanoV.

**Note:** There is no init function required for radial gradients. Buffer initialization is done through the `vg_lite_update_radial_grad` function. (*from Nov 2020, requires GC355 or GC555 hardware*)

**vg\_lite\_set\_radial\_grad function Description:**

This function is used to set the values for the radial linear gradient definition. (*from November 2020, requires GC355 or GC555 hardware*)

**Syntax:**

```
vg_lite_error_t vg_lite_set_radial_grad (  
    vg_lite_radial_gradient_t *grad,  
    vg_lite_uint32_t count,  
    vg_lite_color_ramp_t *color_ramp,  
    vg_lite_radial_gradient_parameter_t grad_param,  
    vg_lite_radial_gradient_spreadmode_t spread_mode,  
    vg_lite_uint8_t pre_mult  
);
```



**Parameters:**

Parameter	Description
*gradient	Pointer to the <code>vg_lite_radial_gradient_t</code> structure for the radial gradient that has to be set
count	The number of color stops in the gradient. The maximum color stop count is defined by <code>MAX_COLOR_RAMP_STOPS</code> , which is currently 256.
*color	Pointer to the <code>vg_lite_color_ramp_t</code> structure that defines the stops for the radial gradient. The five parameters provide the offset and color for each stop. Each stop is defined by a set of floating point values that specify the offset and the sRGBA color and alpha values. Color channel values are in the form of a non-premultiplied (R, G, B, alpha) quad. All parameters are in the range of [0,1]. The red, green, blue, alpha value of [0, 1] is mapped to an 8-bit pixel value [0, 255].
gradient	The radial gradient parameters are supplied as a vector of 5 floats. Parameters (cx, cy) specify the center point, parameters (fx, fy) specify the focal point, and r specifies the radius. See structure <code>vg_lite_radial_gradient_parameter_t</code> .
spread	The tiling mode that is applied to pixels out of the paint after transformation. See enum <code>vg_lite_radial_gradient_spreadmode_t</code> .
pre_alpha	Controls whether color and alpha values are interpolated in premultiplied or non-premultiplied form. If this value is set to 1, the color value of <code>vgColorRamp</code> is multiplied by the alpha value of <code>vgColorRamp</code> .

**Returns:**

Returns `VG_LITE_INVALID_ARGUMENTS` to indicate that the parameters are wrong.

**Parent topic:**Radial gradient functions initialization and control functions

**vg\_lite\_update\_radial\_grad function Description:**

This function is used to update or generate values for an image object that is going to be rendered. The `vg_lite_radial_gradient_t` object has an image buffer that is used to render the gradient pattern. The image buffer will be created or updated with the corresponding gradient parameters. *(from November 2020, requires GC355 or GC555 hardware)*

**Syntax:**

```
vg_lite_error_t vg_lite_update_radial_grad (
    vg_lite_radial_gradient_t *gradient,
);
```

**Parameters:**

Parameter	Description
*gradient	Pointer to the <code>vg_lite_radial_gradient_t</code> structure, which contains the updated values to be used for the object to be rendered

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Radial gradient functions initialization and control functions

**vg\_lite\_get\_radial\_grad\_matrix function Description:**

This function is used to get a pointer to the radial gradient object's transformation matrix. This allows an application to manipulate the matrix to facilitate correct rendering of the gradient path\*. (from Nov 2020, requires GC355 or GC555 hardware).\*

**Syntax:**

```
vg_lite_error_t vg_lite_get_radial_grad_matrix (  
    vg_lite_radial_gradient_t *grad,  
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the vg_lite_radial_gradient_t structure, which contains the matrix to be retrieved

**Returns:**

Returns VG\_LITE\_SUCCESS if successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Radial gradient functions initialization and control functions

**vg\_lite\_clear\_rad\_grad function Description:**

This function is used to clear the values of a radial gradient object and free the image buffer's memory\*. (from Nov 2020, requires GC355 or GC555 hardware)\*

**Syntax:**

```
vg_lite_error_t vg_lite_clear_radial_grad (  
    vg_lite_radial_gradient_t *grad,  
);
```

**Parameters:**

Parameter	Description
*grad	Pointer to the vg_lite_radial_gradient_t structure which is to be cleared

**Returns:**

Returns VG\_LITE\_SUCCESS if successful. See vg\_lite\_error\_t enum for other return codes.

**Parent topic:**Radial gradient functions initialization and control functions

**Parent topic:**[Vector-based draw operations](#)

**Stroke operations** This part of the API performs stroke operations. *(from March 2022)*

**Stroke enumerations** This section gives details on stroke enumerations.

`vg_lite_cap_style_t` **enumeration** Defines the style of cap at the end of a stroke (*from March 2022*).

Used in structure: `vg_lite_stroke_t`.

Used in function: `vg_lite_set_stroke`.

<code>vg_lite_cap</code> values	Description
<code>VG_LITE_</code>	The <i>butt</i> end cap style terminates each segment with a line perpendicular to the tangent at each endpoint.
<code>VG_LITE_</code>	The <i>round</i> end cap style appends a semicircle with a diameter equal to the line width centered around each endpoint.
<code>VG_LITE_</code>	The <i>square</i> end cap style appends a rectangle with two sides of length equal to the line width perpendicular to the tangent, and two sides of length equal to half the line width parallel to the tangent, at each endpoint.

**Parent topic:**Stroke enumerations

`vg_lite_path_type_t` **enumeration** Defines the type of draw path (*from March 2022*).

Used in structure: `vg_lite_path_t`, `vg_lite_stroke_t`.

Used in function: `vg_lite_set_path_type`.

<code>vg_lite_path_type_t</code> string values	Description
<code>VG_LITE_DRAW_FILL_PATH</code>	Draw path is fill.
<code>VG_LITE_DRAW_STROKE_PATH</code>	Draw path is stroke.
<code>VG_LITE_DRAW_FILL_STROKE_PATH</code>	Draw path is both fill and stroke.

**Parent topic:**Stroke enumerations

`vg_lite_join_style_t` **enumeration** Defines the type of styles available for line joints. (*from March 2022*)

Used in structure: `vg_lite_stroke_t`.

Used in function: `vg_lite_set_stroke`.

<code>vg_lite_joi</code> string values	Description
<code>VG_LITE_</code>	The <i>miter</i> join style appends a trapezoid with one vertex at the intersection point of the two original lines, two adjacent vertices at the outer endpoints of the two “thickened” lines and a fourth vertex at the extrapolated intersection point of the outer perimeters of the two “thickened” lines.
<code>VG_LITE_</code>	The <i>round</i> join style appends a wedge-shaped portion of a circle, centered at the intersection point of the two original lines, having a radius equal to half the line width.
<code>VG_LITE_</code>	The <i>bevel</i> type join style appends a triangle with two vertices at the outer endpoints of the two “thickened” lines and a third vertex at the intersection point of the two original lines.

**Parent topic:**Stroke enumerations

**Parent topic:**[Stroke operations](#)

**Stroke structures** This section gives details on stroke structures.

**vg\_lite\_path\_t structure** Defined under Vector Path Structures - `vg_lite_path_t` structure.

*(additional members added for stroke from March 2022)*

**Parent topic:**Stroke structures

**vg\_lite\_path\_list\_t structure** The structure `vg_lite_path_list_ptr` points to the `vg_lite_path_list` structure that provides divided path data according to MOVE/MOVE\_REL. *(from Aug 2023)*

Used (`vg_lite_path_list_ptr`) in structures: `vg_lite_stroke_t`.

vg_lite_path_list_t members	Type	Description
path_points	vg_lite_path_point_ptr	
path_end	vg_lite_path_point_ptr	
point_count	vg_lite_uint32_t	
next	vg_lite_path_list_ptr	
closed	vg_lite_uint8_t	

**Parent topic:**Stroke structures

**vg\_lite\_path\_point\_t structure** The structure `vg_lite_path_point_ptr` points to the `vg_lite_path_point` structure which provides path detail *(from March 2022)*

Used (`vg_lite_path_point_ptr`) in structures: `vg_lite_path_point_t`, `vg_lite_stroke_conversion`, `vg_lite_sub_path_t`.

vg_lite_path_point_t mem-bers	Type	Description
x	vg_lite_float_t	X coordinate
y	vg_lite_float_t	Y coordinate
flatten_flag	vg_lite_uint8_t	Flatten flag for flattened path
curve_type	vg_lite_uint8_t	Curve type for the stroke path
tangentX	vg_lite_float_t	X tangent (Note: #define centerX tangent)
tangentY	vg_lite_float_t	Y tangent (Note: #define centerX tangent)
length	vg_lite_float_t	Line length
prev	vg_lite_path_point_ptr	Pointer to the previous point node

**Parent topic:**Stroke structures

**vg\_lite\_stroke\_t structure** The structure provides stroke parameters and pointers to temp storage for a stroke sub path. Refer to the function `vg_lite_set_stroke` parameter descriptions for additional description for some members. *(from March 2022)*

Used in structure: `vg_lite_path_t`.

vg_lite_stroke_t members	Type	Description
cap_style	vg_lite_cap_style_t	Stroke cap style
join_style	vg_lite_join_style_t	Stroke joint style
line_width	vg_lite_float_t	Stroke line width
miter_limit	vg_lite_float_t	Stroke miter limit
*dash_pattern	vg_lite_float_t	Pointer to stroke dash pattern
pattern_count	vg_lite_uint32_t	Number of dash pattern repetitions
dash_phase	vg_lite_float_t	Stroke dash phrase
dash_length	vg_lite_float_t	Stroke dash initial length
dash_index	vg_lite_uint32_t	Stroke dash initial index
half_width	vg_lite_float_t	Half line width
pattern_length	vg_lite_float_t	Total length of stroke dash patterns.
miter_square	vg_lite_float_t	For fast checking
path_points	vg_lite_path_point_ptr	Temp storage for stroke sub path
path_end	vg_lite_path_point_ptr	Temp storage for stroke sub path
point_count	uint32_t	Temp storage for stroke sub path
left_point	vg_lite_path_point_ptr	Temp storage for stroke sub path
right_pont	vg_lite_path_point_ptr	Temp storage for stroke sub path
stroke_points	vg_lite_path_point_ptr	Temp storage for stroke sub path
stroke_end	vg_lite_path_point_ptr	Temp storage for stroke sub path
stroke_count	vg_lite_uint32_t	Temp storage for stroke sub path
path_list_divide	vg_lite_path_list_ptr	Divide stroke path according to move or move_rel for
cur_list	vg_lite_path_list_ptr	Pointer to current divided path data. <i>(from Aug 2023)</i>
add_end	vg_lite_uint8_t	Flag that adds end_path in driver <i>(from Aug 2023)</i>
dash_reset	vg_lite_uint8_t	<i>(from Aug 2023)</i>
stroke_paths	vg_lite_sub_path_ptr	
last_stroke	vg_lite_sub_path_ptr	
swing_handling	vg_lite_uint32_t	
swing_deltax	vg_lite_float_t	
swing_deltay	vg_lite_float_t	
swing_start	vg_lite_path_point_ptr	
swing_stroke	vg_lite_path_point_ptr	
swing_length	vg_lite_float_t	
swing_centlen	vg_lite_float_t	
swing_count	vg_lite_uint32_t	
need_swing	vg_lite_uint8_t	
swing_ccw	vg_lite_uint8_t	
stroke_length	vg_lite_float_t	
stroke_size	vg_lite_uint32_t	
fattened	vg_lite_uint8_t	The stroke line is a fat line.
closed	vg_lite_uint8_t	

**Parent topic:**Stroke structures

`vg_lite_sub_path_t` **structure** The structure `vg_lite_sub_path_ptr` points to the `vg_lite_sub_path` structure that provides sub path detail and a pointer to the next sub path. *(from March 2022)*

Used in structure: `vg_lite_stroke_conversion`.

vg_lite_path_point_t members	Type	Description
next	vg_lite_sub_path_ptr	Pointer to the next sub path
point_count	vg_lite_uint32_t	Number of points in the sub path
point_list	vg_lite_path_point_pt	Pointer to the point list.
end_point	vg_lite_path_point_pt	Pointer to the last point.
closed	vg_lite_uint8_t	Indicates whether or not the path is closed.
length	vg_lite_float_t	Length of the sub path.

**Parent topic:**Stroke structures

**Parent topic:**[Stroke operations](#)

**Stroke functions** All return `vg_lite_error_t` status.

`vg_lite_set_path_type` **function** **Description:**

This function sets the path type\*. (from March 2022)\*

**Syntax:**

```
vg_lite_error_t vg_lite_set_path_type (
    vg_lite_path_t      *path,
    vg_lite_path_type_t path_type
);
```

**Parameters:**

Parameter	Description
*path	Pointer to the <b>vg_lite_path_t</b> structure that describes the vector path.
path_type	Pointer to a <code>vg_lite_path_type_t</code> structure that describes the path type.

**Returns:**

Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Stroke functions

`vg_lite_set_stroke` **function** **Description:**

This function uses input parameters to set stroke attributes (*from March 2022*).

**Syntax:**

```
vg_lite_error_t vg_lite_set_stroke (
    vg_lite_path_t      *path,
    vg_lite_cap_style_t cap_style,
    vg_lite_join_style_t join_style,
    vg_lite_float_t     line_width,
    vg_lite_float_t     miter_limit,
    vg_lite_float_t     *dash_pattern,
    vg_lite_uint32_t     pattern_count,
    vg_lite_float_t     dash_phase,
    vg_lite_color_t     color
);
```

(continues on next page)

(continued from previous page)

);

**Parameters:**

Parameter	Description
*path	Pointer to the <code>vg_lite_path_t</code> structure that describes the path.
cap_	The end cap style is defined by the <code>vg_lite_cap_style_t</code> enum.
join_	The line join style defined by the <code>vg_lite_join_style_t</code> enum.
line_	The line width of the stroke path. A line width less than or equal to 0 prevents stroking from taking place.
miter_	When stroking using the Miter stroke <code>vg_lite_join_style_t</code> , the miter length (that is, the length between the intersection points of the inner and outer perimeters of the two “fatten” lines) is compared to the product of the user-set miter limit and the line width. If the miter length exceeds this product, the Miter join is not drawn and a Bevel join is substituted. <b>Note:</b> Miter limit values less than 1 are silently clamped to 1.
*dash	Pointer to a dash pattern that consists of a sequence of lengths of alternating “on” and “off” dash segments. The first value of the dash array defines the length, in user coordinates, of the first “on” dash segment. The second value defines the length of the following “off” segment. Each subsequent pair of values defines one “on” and one “off” segment. <b>Note:</b> If the dash pattern has an odd number of elements, the final element is ignored.
pat-tern	The count of dash on/off segments.
dash	Defines the starting point in the dash pattern that is associated with the start of the first segment of the path. For example, if the dash pattern is [10 20 30 40] and the dash phase is 35, the path is stroked with an “on” segment of length 25 (skipping the first “on” segment of length 10, the following “off” segment of length 20, and the first 5 units of the next “on” segment), followed by an “off” segment of length 40. The pattern is then repeated from the beginning, with an “on” segment of length 10, an “off” segment of length 20, an “on” segment of length 30.
color	The stroke color.

**Returns:**Returns `VG_LITE_SUCCESS` if successful. See `vg_lite_error_t` enum for other return codes.**Parent topic:**Stroke functions**vg\_lite\_update\_stroke function Description:**

This function uses the path and stroke attributes as specified with the function `vg_lite_set_stroke` to update the stroke path’s parameters and generate stroke path data . *(from March 2022)*

**Syntax:**

```
vg_lite_error_t vg_lite_update_stroke (
    vg_lite_path_t      *path,
);
```

**Parameters:**

Parameter	Description
*path	Pointer to the <b>vg_lite_path_t</b> structure that describes the path.

**Returns:**

Returns VG\_LITE\_SUCCESS if successful. See `vg_lite_error_t` enum for other return codes.

**Parent topic:**Stroke functions

**Parent topic:**[Stroke operations](#)

**Deprecated and renamed APIs** The following functions are deprecated and are either obsolete or replaced by a more efficient implementation. Their use is discouraged and will produce unpredictable behaviors.

The names of some functions, enums and structures were modified during code refinements in 2022Q3. If the parameters did not change, the deprecated syntax detail is not provided below. Changes to enums and structs are not mentioned here, instead refer to the item itself.

Deprecated or renamed API	Recommended replacement	Source file	Date deprecated
<code>vg_lite_perspective</code>	n/a	<code>vg_lite.h</code>	August 2022
<code>vg_lite_set_dither</code>	<code>vg_lite_enable_dither</code> <code>vg_lite_disable_dither</code>	<code>vg_lite.h</code>	August 2022
<code>vg_lite_append_path</code>	<code>vg_lite_path_append</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_path_calc_length</code>	<code>vg_lite_get_path_length</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_set_image_global_alpha</code>	<code>vg_lite_set_source_global_alpha</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_dest_global_alpha</code>	<code>vg_lite_set_dest_global_alpha</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_mem_avail</code>	<code>vg_lite_get_mem_size</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_enable_premultiply</code>	n/a	<code>vg_lite.h</code>	Dec 2022
<code>vg_lite_disable_premultiply</code>	n/a	<code>vg_lite.h</code>	Dec 2022
<code>vg_lite_set_premultiply</code>	n/a	<code>vg_lite.h</code>	Aug 2023
<code>vg_lite_radial_gradient_spreadmode_t</code> enum	<code>vg_lite_gradient_spreadmode_t</code> enum	<code>vg_lite.h</code>	March 2023
<b>API Name Refinement</b> <i>(no change to parameters)</i>			
<code>vg_lite_buffer_upload</code>	<code>vg_lite_upload_buffer</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_*mask*</code>	<i>most <code>vg_lite_*mask_layer</code></i>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite*_grad</code>	<code>vg_lite*_gradient</code> <i>(parameters unchanged)</i>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite*_radial_grad*</code>	<code>vg_lite*_rad_grad*</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_buffer_image_mode_t</code>	<code>vg_lite_image_mode_t</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_transparency_mode_t</code>	<code>vg_lite_transparency_t</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_set_update_stroke</code>	<code>vg_lite_update_stroke</code>	<code>vg_lite.h</code>	Sept 2022
<code>vg_lite_set_draw_path_type</code>	<code>vg_lite_set_path_type</code>	<code>vg_lite.h</code>	Sept 2022

**Deprecated vg\_lite syntax** Syntax for deprecated functions is provided below for reference.

**Note:** This list does not include items renamed during code refinement of Sept 2022.

`vg_lite_perspective` **(deprecated)** **Syntax:**



```
void vg_lite_perspective (
    vg_lite_float_t    px,
    vg_lite_float_t    py,
    vg_lite_matrix_t    *matrix
);
```

**Parent topic:**Deprecated vg\_lite syntax

`vg_lite_set_dither` (*deprecated*) **Syntax:**

```
vg_lite_error_t vg_lite_set_dither (
    int          enable
);
```

**Parent topic:**Deprecated vg\_lite syntax

`vg_lite_enable_premultiply` (*deprecated*) **Syntax:**

```
vg_lite_error_t vg_lite_enable_premultiply (
    void
);
```

**Parent topic:**Deprecated vg\_lite syntax

`vg_lite_disable_premultiply` (*deprecated*) **Syntax:**

```
vg_lite_error_t vg_lite_disable_premultiply (
    void
);
```

**Parent topic:**Deprecated vg\_lite syntax

`vg_lite_set_premultiply` (*deprecated*) **Syntax:**

```
vg_lite_error_t vg_lite_set_premultiply (
    vg_lite_uint8_t    src_premult,
    vg_lite_uint8_t    dst_premult,
);
```

**Parent topic:**Deprecated vg\_lite syntax

**Parent topic:**[Deprecated and renamed APIs](#)

**VGLite API version 2.0 to 3.0 migration guide** The VGLite API version 3.0 is not fully compatible with VGLite API version 2.0. VGLite API version 3.0 includes some new API functions for the new features in the latest VG GPU like GC555. Some VGLite API version 2.0 function interfaces are changed in API version 3.0. So, the existing VGLite API version 2.0 applications must be modified to compile and run properly with the VGLite API version 3.0 driver. This chapter provides guidance for migrating VGLite API version 2.0 applications to VGLite API version 3.0.

**VGLite API name changes in API version 3.0** Some original VGLite API names are changed in API version 3.0 for API naming consistency. In the VGLite API version 3.0 header file `vg_lite.h`, a set of API name macros are defined for the equivalent API names between API version 3.0 and API version 2.0, so it is not necessary to modify the VGLite API function names in API version 2.0 applications for the application to compile and run with the API version 3.0 driver.

The list of equivalent VGLite API functions between API version 3.0 and API version 2.0 is shown below. These API functions' parameters are the same between API version 3.0 and API version 2.0.

```
/* API name defines for backward compatibility to VGLite 2.0 APIs */
#define vg_lite_buffer_upload          vg_lite_upload_buffer
#define vg_lite_path_append            vg_lite_append_path
#define vg_lite_path_calc_length       vg_lite_get_path_length
#define vg_lite_set_ts_buffer          vg_lite_set_tess_buffer
#define vg_lite_set_draw_path_type     vg_lite_set_path_type
#define vg_lite_create_mask_layer       vg_lite_create_masklayer
#define vg_lite_fill_mask_layer         vg_lite_fill_masklayer
#define vg_lite_blend_mask_layer        vg_lite_blend_masklayer
#define vg_lite_generate_mask_layer_by_path vg_lite_render_masklayer
#define vg_lite_set_mask_layer          vg_lite_set_masklayer
#define vg_lite_destroy_mask_layer      vg_lite_destroy_masklayer
#define vg_lite_enable_mask             vg_lite_enable_masklayer
#define vg_lite_enable_color_transformation vg_lite_enable_color_transform
#define vg_lite_set_color_transformation vg_lite_set_color_transform
#define vg_lite_set_image_global_alpha  vg_lite_source_global_alpha
#define vg_lite_set_dest_global_alpha   vg_lite_dest_global_alpha
#define vg_lite_clear_rad_grad          vg_lite_clear_radial_grad
#define vg_lite_update_rad_grad         vg_lite_update_radial_grad
#define vg_lite_get_rad_grad_matrix     vg_lite_get_radial_grad_matrix
#define vg_lite_set_rad_grad            vg_lite_set_radial_grad
#define vg_lite_draw_linear_gradient    vg_lite_draw_linear_grad
#define vg_lite_draw_radial_gradient    vg_lite_draw_radial_grad
#define vg_lite_draw_gradient           vg_lite_draw_grad
#define vg_lite_mem_avail               vg_lite_get_mem_size
#define vg_lite_set_update_stroke       vg_lite_update_stroke
```

The list of equivalent VGLite API structures and enumerations is shown below:

```
#define vg_lite_buffer_image_mode_t    vg_lite_image_mode_t
#define vg_lite_draw_path_type_t       vg_lite_path_type_t
#define vg_lite_linear_gradient_ext_t  vg_lite_ext_linear_gradient_t
#define vg_lite_buffer_transparency_mode_t vg_lite_transparency_t
```

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**vg\_lite\_set\_scissor API interface change** The VGLite API `vg_lite_set_scissor()` function name is not changed in API version 3.0, but the API parameters are defined differently in API version 3.0.

In VGLite API version 3.0, the `vg_lite_set_scissor()` function is defined as:

```
/* Set and enable a scissor rectangle for render target. */
vg_lite_error_t vg_lite_set_scissor(vg_lite_int32_t x, vg_lite_int32_t y,
    vg_lite_int32_t right, vg_lite_int32_t bottom);
```

In VGLite API version 2.0, the `vg_lite_set_scissor()` function is defined as:

```
vg_lite_error_t vg_lite_set_scissor(int32_t x, int32_t y, int32_t width, int32_t height);
```

So, the `vg_lite_set_scissor()` API parameters “width” and “height” in the VGLite API version 2.0 application must be changed to “right” x-coordinate value and “bottom” y-coordinate value.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**vg\_lite\_map API interface change** The VGLite API `vg_lite_map()` function name is not changed in API version 3.0, but the API parameters are defined differently in API version 3.0.

In VGLite API version 3.0, the `vg_lite_map()` function is defined as:

```
/* Map a buffer into hardware accessible address space. */
vg_lite_error_t vg_lite_map(vg_lite_buffer_t *buffer, vg_lite_map_flag_t flag, int32_t fd);
```

In VGLite API version 2.0, the `vg_lite_map()` function is defined as:

```
vg_lite_error_t vg_lite_map(vg_lite_buffer_t *buffer);
```

So, `vg_lite_map()` in VGLite API version 3.0 API requires two extra parameters “flag” and “fd”, which can simply be set as `vg_lite_map (buffer, 0, 0)` in applications.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**vg\_lite\_enable\_scissor / vg\_lite\_disable\_scissor API** The VGLite API `vg_lite_enable_scissor()` and `vg_lite_disable_scissor()` functions are valid only for `vg_lite_scissor_rects()` API. They have no effect for `vg_lite_set_scissor()` in VGLite API version 3.0.

Although the behavior of `vg_lite_enable_scissor()` and `vg_lite_disable_scissor()` is changed in VGLite API version 3.0, there is no need to change these functions in VGLite API version 2.0 applications to work with the VGLite API version 3.0 driver.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**vg\_lite\_draw\_pattern API interface change** The VGLite API `vg_lite_draw_pattern()` function name is not changed in API version 3.0, but the API parameters are defined differently in API version 3.0.

In VGLite API version 3.0, the `vg_lite_draw_pattern()` function is defined as:

```
/* Draw a path that is filled by a transformed image pattern. */
vg_lite_error_t vg_lite_draw_pattern(vg_lite_buffer_t *target,
    vg_lite_path_t *path,
    vg_lite_fill_t fill_rule,
    vg_lite_matrix_t *path_matrix,
    vg_lite_buffer_t *pattern_image,
    vg_lite_matrix_t *pattern_matrix,
    vg_lite_blend_t blend,
    vg_lite_pattern_mode_t pattern_mode,
    vg_lite_color_t pattern_color,
    vg_lite_color_t color,
    vg_lite_filter_t filter);
```

Compared to the VGLite API version 2.0 `vg_lite_draw_pattern()` function, “color” is a new additional parameter. It specifies a 32bpp ARGB color (`vg_lite_color_t`) to be applied as a mix color. If nonzero, the mix color value gets multiplied with each source pixel before blending happens. If a mix color is not needed, set the color parameter to 0.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**[New] vg\_lite\_copy\_image in VGLite API version 3.0** The new API `vg_lite_copy_image()` is added in VGLite API version 3.0 to support the OpenVG `vgCopyImage` API, which performs a pixel rectangle copy without pixel transformation, blending, filtering operations.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**vg\_lite\_set\_dither API is deprecated in API version 3.0** The original API version 2.0 function `vg_lite_set_dither(int enable)` API is removed from API version 3.0, it is replaced with two new APIs for dither enable/disable:

```
/* Enable dither function. Dither is OFF by default. */
vg_lite_error_t vg_lite_enable_dither();
/* Disable dither function. Dither is OFF by default. */
vg_lite_error_t vg_lite_disable_dither();
```

Therefore, the `vg_lite_set_dither(enable)` function in the VGLite API version 2.0 application must be replaced with `vg_lite_enable_dither()` or `vg_lite_disable_dither()` to work with the VGLite API version 3.0 driver.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

**Deprecated VGLite API version 2.0 functions** The VGLite API `vg_lite_perspective()`, `vg_lite_enable_premultiply()`, `vg_lite_disable_premultiply()` functions are removed from API version 3.0. These API functions must be deleted from a VGLite API version 2.0 application to work with the VGLite API version 3.0 driver.

In VGLite API version 3.0, the color premultiply setting is defined by the `vg_lite_blend_t` enumeration to replace the original `vg_lite_enable_premultiply()` and `vg_lite_disable_premultiply()` APIs.

- `VG_LITE_BLEND_*` enumeration values in `vg_lite_blend_t` define non-premultiplied blending modes.
- `OPEVG_BLEND_*` enumeration values in `vg_lite_blend_t` define premultiplied Porter-Duff blending modes.

So, the VGLite API version 3.0 application can set different blending modes to get the desired premultiplied/non-premultiplied blending result.

**Parent topic:** [VGLite API version 2.0 to 3.0 migration guide](#)

## Revision history

Doc- u- men ID	Re- lease date	Description
IMX Rev. 1.2 2025	17 Jan- uary	The document is updated to correspond to the API version 3.0
IMX Rev. 1.1 2022	22 Sept ber	- Paragraph 4.1.1 Updated <i>Table 3 - vg_lite_feature_t</i> enumeration. - Paragraph 6.6 Added documentation for new API <i>vg_lite_set_dither</i> - Paragraph 8.2 Blit structures- Added documentation for new data structure <i>vg_lite_color_key_t</i> -; added documentation for new data structure <i>vg_lite_color_key4_t</i> - Paragraph 8.3.1, <i>vg_lite_blit</i> function- added note related to HW limitation on RT500 platform - Paragraph 8.3.2, <i>vg_lite_blit_rect</i> function -added note related to HW limitation on RT500 platforms - Paragraph 8.3.3, <i>vg_lite_get_transform_matrix</i> function- adjusted function description, adjusted function parameters description - Paragraph 8.3, blit functions- added documentation for new API <i>vg_lite_set_color_key</i> - Paragraph 8.4.1, <i>vg_lite_enable_premultiply</i> function- added note about limited support on specific platforms - Paragraph 8.4.2, <i>vg_lite_disable_premultiply</i> function- added note about limited support on specific platforms - Paragraph 10.1.3, <i>vg_lite_fill_t</i> enumeration- added note about crossing points buffer limitation - Paragraph 10.2, draw and gradient structures- added documentation for new data structure <i>vg_lite_gradient_parameter_t - done</i> - added documentation for new data structure <i>vg_lite_gradient_ext_t</i> - Paragraph 10.3, draw functions- added documentation for new API <i>vg_lite_draw_linear_gradient</i> - Paragraph 10, vector-Based Draw Operations - added new paragraph 10.5 <i>Extended linear gradient initialization and control functions</i> ; added documentation for new API <i>vg_lite_set_linear_gradient</i> ; added documentation for new API <i>vg_lite_get_linear_grad_matrix</i> ; added documentation for new API <i>vg_lite_update_linear_grad</i> ; Added documentation for new API <i>vg_lite_clear_linear_grad</i> - Paragraph 10.5, Radial gradient functions - adjusted paragraph title - Added new Chapter <i>Stroke Operations</i> - Chapter <i>Platform-Specific Features</i> -updated <i>Table 41</i> - Platform-specific VGLite features
IMX Rev. 1 2022	27 Jan- uary	<a href="#">Introduction</a> Added i.MX RT1160 to the list of NXP devices that support VGLite graphics API <i>vg_lite_error_t</i> enumeration Updated <i>Table 1</i> <i>vg_lite_feature_t</i> enumeration Updated <i>Table 1</i> <a href="#">API control</a>
IMX Rev. 0 2021	22 Febr ary	Initial release

**Note about the source code in the document** Example code shown in this document has the following copyright and BSD-3-Clause license:

Copyright 2025 NXP Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials must be provided with the distribution.
3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

## 1.6.2 Xtensa Audio Framework (XAF)

### Xtensa Audio Framework (XAF) Examples

**Overview** The Xtensa Audio Framework (XAF) is designed to accelerate the development of audio processing applications for the HiFi family of DSP cores. The multicore version of XAF described in these examples is designed to work with subsystems having single or multiple DSPs, enabling sophisticated audio processing capabilities in embedded systems.

Each demo showcases a dual-core architecture:

- `cm33/` - The ARM application for the Cortex-M33 core, which provides the user interface and system control
- `dsp/` - The DSP application that performs audio processing using the XAF middleware library

When an application is started, a shell interface is displayed on the terminal that executes from the ARM core. Users can control the application through shell commands, which are relayed via RPMsg-Lite IPC to the DSP core where they are processed and responses are returned. This architecture demonstrates efficient partitioning of workloads - with user interface and control tasks handled by the ARM core while computationally intensive audio processing is offloaded to the specialized DSP core.

For more information about XAF and detailed documentation on the API and available components, please refer to the Cadence XAF documentation ([/middleware/cadence/multicore-xaf/xa\\_af\\_hostless/doc](/middleware/cadence/multicore-xaf/xa_af_hostless/doc)).

**Availability Note Important:** These XAF examples are not included in the standard MCUXpresso SDK repository. They are available as part of the MCUXpresso SDK Builder package on the NXP website. To access these examples, please visit [MCUXpresso SDK Builder](#) and create a customized SDK package that includes the XAF examples for your target platform.

### Included Examples

**XAF Playback Example** The `dsp_xaf_playback` application demonstrates audio file decoding and playback capabilities using the DSP core and Xtensa Audio Framework, supporting various audio codecs while handling operations through a shell interface on the ARM core that communicates with DSP processing.

**XAF Record Example** The `dsp_xaf_record` example captures audio from digital microphones (DMIC), processes it on the DSP core using voice enhancement algorithms, performs voice recognition (VIT), and outputs the detected wake words and voice commands to the console, enabling hands-free voice control applications.

**XAF USB Example** The XAF USB example demonstrates DSP-powered USB audio processing in two configurations: USB speaker and USB microphone. The application uses shell commands to switch between modes, with the ARM core handling USB communication while the DSP processes audio.

## XAF Playback Example

### Table of Content

- [Overview](#)
- [Functionality](#)
- [Hardware Requirements](#)
- [Hardware Modifications](#)
- [Preparation](#)
- [Example Configuration](#)
- [Running the Demo](#)
- [Known Issues](#)

**Overview** The `dsp_xaf_playback` application demonstrates audio processing using the DSP core, the Xtensa Audio Framework (XAF) middleware library, and selected Xtensa audio codecs.

As shown in the table below, the application is supported on several development boards and each development board may have certain limitations, some development boards may also require hardware modifications or allow the use of an audio expansion board. Therefore, please check the supported features and [Hardware modifications](#) or [Example configuration](#) sections before running the demo.

### Limitations:

- **MP3 encoder, G.711, G.722, BSAC, DAB+, DAB/MP2, DRM:** Provided only as linked libraries but are not enabled in the example.

**Functionality** The application includes the following main components:

1. **ARM Core (CM33)** - Handles user interface, SD card operations, and communicates with the DSP core
2. **DSP Core** - Processes audio data using the Xtensa Audio Framework (XAF)

The typical audio processing pipeline includes:

- File source component (reads from SD card)
- Decoder component (decodes compressed audio)
- Renderer component (outputs to audio hardware)

When the file playback command is issued, the ARM core reads the file from SD card and sends data to the DSP, which processes it and outputs to the audio hardware.

### Hardware Requirements

- Development board (one of the following):
  - EVK-MIMXRT595 board
  - EVK-MIMXRT685 board



- MIMXRT685-AUD-EVK board
- MIMXRT700-EVK board
- Micro USB cable
- JTAG/SWD debugger
- Headphones with 3.5 mm stereo jack
- Personal Computer
- SD card with audio files (for file playback feature)

**Hardware Modifications** Some development boards need some hardware modifications to run the application.

- *EVK-MIMXRT595:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <--> JP8-2

Note: The I3C Pin configuration in pin\_mux.c is verified for default 1.8V, for 3.3V, need to manually configure slew rate to slow mode for I3C-SCL/SDA.

- *EVK-MIMXRT685:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <--> JP8-2

- *MIMXRT685-AUD-EVK:*

- Set the hardware jumpers (Tower system/base module) to default settings.
- Set hardware jumpers JP2 2<-->3, JP44 1<-->2 and JP45 1<-->2.

- *MIMXRT700-EVK:*

Set the hardware jumpers to default settings.

## **Preparation**

1. Connect headphones to Audio HP / Line-Out connector (J4).
  - EVK-MIMXRT595 - J4
  - EVK-MIMXRT685 - J4
  - MIMXRT685-AUD-EVK - J4, J50, J51, J52
  - MIMXRT700-EVK - J29
2. Connect a micro USB cable between the PC host and the debug USB port on the development board.
  - EVK-MIMXRT595 - J40
  - EVK-MIMXRT685 - J5
  - MIMXRT685-AUD-EVK - J5
  - MIMXRT700-EVK - J54
3. Open a serial terminal with the following settings:
  - 115200 baud rate
  - 8 data bits
  - No parity



- One stop bit
  - No flow control
4. Download the program for CM33 core to the target board.
  5. Launch the debugger in your IDE to begin running the demo.
  6. If building release configuration, start the xt-ocd daemon and download the program for DSP core to the target board. If building debug configuration, launch the Xtensa IDE or xt-gdb debugger to begin running the demo.

Notes:

- DSP image can only be debugged using J-Link debugger. See the document ‘Getting Started with Xplorer’ for your particular board for more information.

**Example Configuration** The example can be configured by user. Before configuration, please check the [table](#) to see if the feature is supported on the development board.

- **MIMXRT700-EVK Decoder Configuration:**

RT700 has limited RAM on Cortex-M33 core 1 which limits the available decoders. Only SBC decoder is enabled by default. In order to enable a different decoder/encoder, it is necessary to define the appropriate define on project level. Use one of the following define from the list of the supported decoders on the HiFi1 core:

- XA\_AAC\_DECODER
- XA\_MP3\_DECODER
- XA\_SBC\_DECODER
- XA\_VORBIS\_DECODER
- XA\_OPUS\_DECODER

**Running the Demo** The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application. The DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Application for Cortex-M33 can be built by the other toolchains listed in MCUXpresso SDK Release Notes.

The release configurations of the demo will combine both applications into one ARM image. With this, the ARM core will load and start the DSP application on startup. Pre-compiled DSP binary images are provided under dsp/binary/ directory. If you make changes to the DSP application in release configuration, rebuild ARM application after building the DSP application. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol DSP\_IMAGE\_COPY\_TO\_RAM, found in IDE project settings, is defined to the value 1 when building release configuration.

The debug configurations will build two separate applications that need to be loaded independently. DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Required tool versions can be found in MCUXpresso SDK Release Notes for the board. Application for cm33 can be built by the other toolchains listed there. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol DSP\_IMAGE\_COPY\_TO\_RAM, found in IDE project settings, is defined to the value 0 when building debug configuration. The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application.

In order to debug both the Cortex-M33 and DSP side of the application, please follow the instructions:

1. It is necessary to run the Cortex-M33 side first and stop the application before the DSP\_Start function

2. Run the xt-ocd daemon with proper settings
3. Download and debug the DSP application

In order to get TRACE debug output from the XAF it is necessary to define XF\_TRACE 1 in the project settings. It is possible to save the TRACE output into RAM using DUMP\_TRACE\_TO\_BUF 1 define on project level. Please see the initialization of the TRACE function in the xaf\_main\_dsp.c file. For more details see XAF documentation.

When the demo runs successfully, the terminal will display the following output (example from MIMXRT700-EVK):

```
*****
DSP audio framework demo start
*****

[CM33_Main] Configure codec

[DSP_Main] Cadence Xtensa Audio Framework
[DSP_Main] Library Name   : Audio Framework (Hostless)
[DSP_Main] Library Version : 3.5
[DSP_Main] API Version    : 3.2

[DSP_Main] start
[DSP_Main] established RPMsg link
[CM33_Main] DSP image copied to DSP TCM
[CM33_Main][APP_SDCARD_Task] start
[CM33_Main][APP_DSP_IPC_Task] start
[CM33_Main][APP_Shell_Task] start

Copyright 2024 NXP
```

Type help to see the command list. Similar description will be displayed on serial console (*If multi-channel playback mode is enabled, the description is slightly different. Available encoders/decoders may differ - refer to the [table](#).*):

```
"help": List all the registered commands

"exit": Exit program

"version": Query DSP for component versions

"file": Perform audio file decode and playback from SD card
USAGE: file [list|stop|<audio_file>]
list       List audio files on SD card available for playback
<audio_file> Select file from SD card and start playback

"decoder": Perform decode on DSP and play to speaker.
USAGE: decoder [aac|mp3|opus|sbc|vorbis_ogg|vorbis_raw]
aac:       Decode aac data
mp3:       Decode mp3 data
opus:      Decode opus data
sbc:       Decode sbc data
vorbis_ogg: Decode OGG VORBIS data
vorbis_raw: Decode raw VORBIS data

"encoder": Encode PCM data on DSP and compare with reference data.
USAGE: encoder [opus|sbc]
opus:      Encode pcm data using opus encoder
sbc:       Encode pcm data using sbc encoder

"src" Perform sample rate conversion on DSP
```

(continues on next page)

(continued from previous page)

"gain": Perform PCM gain adjustment on DSP

### Xtensa IDE log when command is playing a file (mp3/aac/vorbis/... ):

```
File playback start, initial buffer size: 16384
[DSP Codec] Audio Device Ready
[DSP Codec] Decoder component started
[DSP Codec] Setting decode playback format:
Decoder    : mp3_dec
Sample rate: 16000
Bit Width  : 16
Channels   : 2
[DSP Codec] Renderer component started
[DSP Codec] Connected XA_DECODER -> XA_RENDERER
[DSP_ProcessThread] start
[DSP_BufferThread] start
```

### Xtensa IDE log when decoder command starts playback successfully:

```
[DSP_Main] Input buffer addr: 0x20020000, buffer size: 94276
[DSP Codec] Audio Device Ready
[DSP Codec] Decoder created
[DSP Codec] Decoder component started
[DSP Codec] Renderer component created
[DSP Codec] Connected XA_DECODER -> XA_RENDERER
[DSP_ProcessThread] start
[DSP_ProcessThread] Execution complete - exiting
[DSP_ProcessThread] exiting
[DSP Codec] Audio device closed

[CM33 CMD] [APP_DSP_IPC_Task] response from DSP, cmd: 0, error: 0
[CM33 CMD] Decode complete
```

**MIMXRT685-AUD-EVK Multi-channel Support:** The MIMXRT685-AUD-EVK board supports multi-channel audio. When selecting audio files for playback, you can specify the number of channels:

```
***
file [list|stop]<audio_file> [<nchannel>]]
<nchannel>    Select the number of channels (2 or 8 can be selected).
NOTE: Selected audio file must meet the following parameters:
      - Sample rate: 96 kHz
      - Width:       32 bit
***
```

### Xtensa IDE log when command is playing a PCM file:

```
***
[DSP_FILE_REN] Audio Device Ready
[DSP_FILE_REN] post-proc/pcm_gain component started
[DSP_FILE_REN] post-proc/client_proxy component started
[DSP_FILE_REN] Connected post-proc/pcm_gain -> post-proc/client_proxy
[DSP_FILE_REN] renderer component started
[DSP_FILE_REN] Connected post-proc/client_proxy -> renderer
[DSP_BufferThread] start
[DSP_ProcessThread] start
[DSP_CleanupThread] start3
***
```

## Known Issues

1. The “file stop” command doesn’t stop the playback for some small files (with low sample rate).
2. MIMXRT700-EVK: Has limited RAM on Cortex-M33 core 1 which limits the available decoders.

## XAF Record Example

### Table of Content

- [Overview](#)
- [Functionality](#)
- [Hardware Requirements](#)
- [Hardware Modifications](#)
- [Preparation](#)
- [Example Configuration](#)
- [Running the Demo](#)
- [Known Issues](#)

**Overview** The `dsp_xaf_record` application demonstrates audio processing using the DSP core, the Xtensa Audio Framework (XAF) middleware library, with a focus on audio recording, processing and voice recognition (VIT - Voice Intelligent Technology).

As shown in the table below, the application is supported on several development boards and each development board may have certain limitations, some development boards may also require hardware modifications or allow to use of an audio expansion board. Therefore, please check the supported features and [Hardware modifications](#) or [Example configuration](#) sections before running the demo.

**Functionality** The application includes the following main components:

1. **ARM Core (CM33)** - Handles user interface and communicates with the DSP core
2. **DSP Core** - Processes audio data using the Xtensa Audio Framework (XAF)

The typical audio processing pipeline includes:

- Audio source component - DMIC audio
- VIT component (perform voice recognition)
- Renderer component (playback on codec)

The application demonstrates recording from digital microphones (DMIC), processing the audio with voice enhancement algorithms, performing voice recognition, and prints back in console detected WakeWord and list of commands.

## Hardware Requirements

- Development board (one of the following):
  - EVK-MIMXRT595 board
  - EVK-MIMXRT685 board
  - MIMXRT685-AUD-EVK board

- MIMXRT700-EVK board
- Micro USB cable
- JTAG/SWD debugger
- Headphones with 3.5 mm stereo jack
- Personal Computer

**Hardware Modifications** Some development boards need some hardware modifications to run the application.

- *EVK-MIMXRT595:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <-> JP8-2

Note: The I3C Pin configuration in pin\_mux.c is verified for default 1.8V, for 3.3V, need to manually configure slew rate to slow mode for I3C-SCL/SDA.

- *EVK-MIMXRT685:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <-> JP8-2

- *MIMXRT685-AUD-EVK*

1. Set the hardware jumpers (Tower system/base module) to default settings.
2. Set hardware jumpers JP2 2<->3, JP44 1<->2 and JP45 1<->2.

- *MIMXRT700-EVK:*

Set the hardware jumpers to default settings.

## Preparation

1. Connect headphones to Audio HP / Line-Out connector.
  - EVK-MIMXRT595 - J4
  - EVK-MIMXRT685 - J4
  - MIMXRT685-AUD-EVK - J4, J50 for third channel when using 3 microphones
  - MIMXRT700-EVK - J29
2. Connect a micro USB cable between the PC host and the debug USB port on the development board.
  - EVK-MIMXRT595 - J40
  - EVK-MIMXRT685 - J5
  - MIMXRT685-AUD-EVK - J5
  - MIMXRT700-EVK - J54
3. Open a serial terminal with the following settings:
  - 115200 baud rate
  - 8 data bits
  - No parity
  - One stop bit
  - No flow control

4. Download the program for CM33 core to the target board.
5. Launch the debugger in your IDE to begin running the demo.
6. If building release configuration, start the xt-ocd daemon and download the program for DSP core to the target board. If building debug configuration, launch the Xtensa IDE or xt-gdb debugger to begin running the demo.

Notes:

- DSP image can only be debugged using J-Link debugger. See the document ‘Getting Started with Xplorer’ for your particular board for more information.

**Example Configuration** The example can be configured by user. Before configuration, please check the [table](#) to see if the feature is supported on the development board.

**Running the Demo** The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application. The DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Application for Cortex-M33 can be built by the other toolchains listed in MCUXpresso SDK Release Notes.

The release configurations of the demo will combine both applications into one ARM image. With this, the ARM core will load and start the DSP application on startup. Pre-compiled DSP binary images are provided under dsp/binary/ directory. If you make changes to the DSP application in release configuration, rebuild ARM application after building the DSP application. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol `DSP_IMAGE_COPY_TO_RAM`, found in IDE project settings, is defined to the value 1 when building release configuration.

The debug configurations will build two separate applications that need to be loaded independently. DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Required tool versions can be found in MCUXpresso SDK Release Notes for the board. Application for cm33 can be built by the other toolchains listed there. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol `DSP_IMAGE_COPY_TO_RAM`, found in IDE project settings, is defined to the value 0 when building debug configuration. The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application.

In order to debug both the Cortex-M33 and DSP side of the application, please follow the instructions:

1. It is necessary to run the Cortex-M33 side first and stop the application before the DSP\_Start function
2. Run the xt-ocd daemon with proper settings
3. Download and debug the DSP application

In order to get TRACE debug output from the XAF it is necessary to define `XF_TRACE 1` in the project settings. It is possible to save the TRACE output into RAM using `DUMP_TRACE_TO_BUF 1` define on project level. Please see the initialization of the TRACE function in the `xaf_main_dsp.c` file. For more details see XAF documentation.

**Running on CM33** When the demo runs successfully, the CM33 terminal will display the following output (example from MIMXRT700-EVK):

```
*****
DSP audio framework demo start
*****
```

```
[CM33 Main] Configure codec
```

(continues on next page)

(continued from previous page)

```
[DSP_Main] Cadence Xtensa Audio Framework
[DSP_Main] Library Name   : Audio Framework (Hostless)
[DSP_Main] Library Version : 3.5
[DSP_Main] API Version    : 3.2
```

```
[DSP_Main] start
[DSP_Main] established RPMsg link
[CM33 Main] DSP image copied to DSP TCM
[CM33 Main][APP_DSP_IPC_Task] start
[CM33 Main][APP_Shell_Task] start
```

Copyright 2024 NXP

>>

Type help to see the command list. Similar description will be displayed on serial console (example from MIMXRT700-EVK):

"help": List all the registered commands

"exit": Exit program

"version": Query DSP for component versions

"record\_dmic": Record DMIC audio , perform voice recognition (VIT) and playback on codec

USAGE: record\_dmic [language]

For voice recognition say supported WakeWord and in 3s frame supported command.

If selected model contains strings, then WakeWord and list of commands will be printed in console.

NOTE: this command does not return to the shell

After running the "record\_dmic en" command, similar output will be printed

```
[CM33 CMD] Setting VIT language to en
[DSP_Main] Number of channels 1, sampling rate 16000, PCM width 32
[CM33 CMD] [APP_DSP_IPC_Task] response from DSP, cmd: 13, error: 0
[DSP Record] Audio Device Ready
[CM33 CMD] DSP DMIC Recording started
[CM33 CMD] To see VIT functionality say wakeword and command
[DSP VIT] VIT Model info
[DSP VIT] VIT Model Release = 0x40a00
[DSP VIT] Language supported : English
[DSP VIT] Number of WakeWords supported : 2
[DSP VIT] Number of Commands supported : 12
[DSP VIT] VIT_Model integrating WakeWord and Voice Commands strings : YES
[DSP VIT] WakeWords supported :
[DSP VIT] 'HEY NXP'
[DSP VIT] 'HEY TV'
[DSP VIT] Voice commands supported :
[DSP VIT] 'MUTE'
[DSP VIT] 'NEXT'
[DSP VIT] 'SKIP'
[DSP VIT] 'PAIR DEVICE'
[DSP VIT] 'PAUSE'
[DSP VIT] 'STOP'
[DSP VIT] 'POWER OFF'
[DSP VIT] 'POWER ON'
[DSP VIT] 'PLAY MUSIC'
[DSP VIT] 'PLAY GAME'
[DSP VIT] 'WATCH CARTOON'
[DSP VIT] 'WATCH MOVIE'
```

(continues on next page)

(continued from previous page)

```
[DSP Record] connected CAPTURER -> GAIN_0
[DSP Record] connected XA_GAIN_0 -> XA_VIT_PRE_PROC_0
[DSP Record] connected XA_VIT_PRE_PROC_0 -> XA_RENDERER_0
[DSP VIT] - WakeWord detected 1 HEY NXP
[DSP VIT] - Voice Command detected 6 STOP
```

Xtensa IDE log of successful start of command:

```
Number of channels 1, sampling rate 16000, PCM width 16
Audio Device Ready
connected CAPTURER -> GAIN_0
connected CAPTURER -> XA_VIT_PRE_PROC_0
connected XA_VIT_PRE_PROC_0 -> XA_RENDERER_0
```

**Running on DSP** Debug configuration: When the demo runs successfully, the terminal will display the following:

```
Cadence Xtensa Audio Framework
Library Name   : Audio Framework (Hostless)
Library Version : 3.2
API Version    : 3.0

[DSP_Main] start
[DSP_Main] established RPMMsg link
Number of channels 1, sampling rate 16000, PCM width 16

connected CAPTURER -> GAIN_0
connected XA_GAIN_0 -> XA_VIT_PRE_PROC_0
connected XA_VIT_PRE_PROC_0 -> XA_RENDERER_0
```

**Known Issues** There are limited features in release SRAM target because of memory limitations. To enable/disable components, set appropriate preprocessor define in project settings to 0/1 (e.g. XA\_VIT\_PRE\_PROC etc.). Debug and flash targets have full functionality enabled.

## XAF USB Example

### Table of Content

- [Overview](#)
- [Functionality](#)
- [Hardware Requirements](#)
- [Hardware Modifications](#)
- [Preparation](#)
- [Running the Demo](#)
- [Known Issues](#)

**Overview** The `dsp_xaf_usb_demo` application demonstrates audio processing using the DSP core, the Xtensa Audio Framework (XAF) middleware library.

As shown in the table below, the application is supported on several development boards and each development board may have certain limitations, some development boards may also require hardware modifications or allow to use of an audio expansion board. Therefore, please check the supported features and [Hardware modifications](#) section before running the demo.



**Functionality** The application includes the following main components:

1. **ARM Core (CM33)** - Handles user interface, and communicates with the DSP core
2. **DSP Core** - Processes audio data using the Xtensa Audio Framework (XAF)

The XAF USB example demonstrates DSP-powered USB audio processing in two configurations: USB speaker and USB microphone. The application uses shell commands to switch between modes, with the ARM core handling USB communication while the DSP processes audio.

- **USB Speaker Mode (USB2.0 □ Line out):** Receives audio from a USB host, processes it on the DSP, and outputs through the headphone jack, making the device function as a USB speaker for your computer.
- **USB Microphone Mode (DMIC □ USB2.0):** Captures audio from the onboard digital microphones, processes it on the DSP, and streams it to a USB host as a standard audio input device.

### Hardware Requirements

- Development board (one of the following):
  - EVK-MIMXRT595 board
  - EVK-MIMXRT685 board
  - MIMXRT685-AUD-EVK board
  - MIMXRT700-EVK board
- 2x Micro USB cable
- JTAG/SWD debugger
- Headphones with 3.5 mm stereo jack
- Personal Computer

**Hardware Modifications** Some development boards need some hardware modifications to run the application.

- *EVK-MIMXRT595:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <--> JP8-2

Note: The I3C Pin configuration in `pin_mux.c` is verified for default 1.8V, for 3.3V, need to manually configure slew rate to slow mode for I3C-SCL/SDA.

- *EVK-MIMXRT685:*

To enable the example audio using WM8904 codec, connect pins as follows:

- JP7-1 <--> JP8-2

- *MIMXRT685-AUD-EVK*

- Set the hardware jumpers (Tower system/base module) to default settings.
- Set hardware jumpers JP2 2<-->3, JP44 1<-->2 and JP45 1<-->2.

- *MIMXRT700-EVK:*

Set the hardware jumpers to default settings.

## Preparation

1. Connect headphones to Audio HP / Line-Out connector.
  - EVK-MIMXRT595 - J4
  - EVK-MIMXRT685 - J4
  - MIMXRT685-AUD-EVK - J4
  - MIMXRT700-EVK - J29
2. Connect the first micro USB cable between the PC host and the debug USB port on the development board.
  - EVK-MIMXRT595 - J40
  - EVK-MIMXRT685 - J5
  - MIMXRT685-AUD-EVK - J5
  - MIMXRT700-EVK - J54
3. Connect the second micro USB cable between the PC host and the USB port on the development board.
  - EVK-MIMXRT595 - J38
  - EVK-MIMXRT685 - J7
  - MIMXRT685-AUD-EVK - J7
  - MIMXRT700-EVK - J40
4. Open a serial terminal with the following settings:
  - 115200 baud rate
  - 8 data bits
  - No parity
  - One stop bit
  - No flow control
5. Download the program for CM33 core to the target board.
6. Launch the debugger in your IDE to begin running the demo.
7. If building release configuration, start the xt-ocd daemon and download the program for DSP core to the target board. If building debug configuration, launch the Xtensa IDE or xt-gdb debugger to begin running the demo.

### Notes:

- DSP image can only be debugged using J-Link debugger. See the document ‘Getting Started with Xplorer’ for your particular board for more information.

**Running the Demo** The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application. The DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Application for Cortex-M33 can be built by the other toolchains listed in MCUXpresso SDK Release Notes.

The release configurations of the demo will combine both applications into one ARM image. With this, the ARM core will load and start the DSP application on startup. Pre-compiled DSP binary images are provided under dsp/binary/ directory. If you make changes to the DSP application in release configuration, rebuild ARM application after building the DSP application. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol `DSP_IMAGE_COPY_TO_RAM`, found in IDE project settings, is defined to the value 1 when building release configuration.

The debug configurations will build two separate applications that need to be loaded independently. DSP application can be built by the following tools: Xtensa Xplorer or Xtensa C Compiler. Required tool versions can be found in MCUXpresso SDK Release Notes for the board. Application for cm33 can be built by the other toolchains listed there. If you plan to use MCUXpresso IDE for cm33 you will have to make sure that the preprocessor symbol `DSP_IMAGE_COPY_TO_RAM`, found in IDE project settings, is defined to the value 0 when building debug configuration. The ARM application will power and clock the DSP, so it must be loaded prior to loading the DSP application.

In order to debug both the Cortex-M33 and DSP side of the application, please follow the instructions:

1. It is necessary to run the Cortex-M33 side first and stop the application before the `DSP_Start` function
2. Run the `xt-ocd` daemon with proper settings
3. Download and debug the DSP application

In order to get TRACE debug output from the XAF it is necessary to define `XF_TRACE 1` in the project settings. It is possible to save the TRACE output into RAM using `DUMP_TRACE_TO_BUF 1` define on project level. Please see the initialization of the TRACE function in the `xaf_main_dsp.c` file. For more details see XAF documentation.

**Running on CM33** When the demo runs successfully, the CM33 terminal will display the following output (example from MIMXRT700-EVK):

```
*****
DSP audio framework demo start
*****

[CM33 Main] Configure codec

[DSP_Main] Cadence Xtensa Audio Framework
[DSP_Main] Library Name   : Audio Framework (Hostless)
[DSP_Main] Library Version : 3.5
[DSP_Main] API Version    : 3.2

[DSP_Main] start
[DSP_Main] established RPMsg link
[CM33 Main] DSP image copied to DSP TCM
[CM33 Main][APP_DSP_IPC_Task] start
[CM33 Main][APP_Shell_Task] start

Copyright 2024 NXP

>>
```

Type `help` to see the command list. Similar description will be displayed on serial console (example from MIMXRT700-EVK):

```
"help": List all the registered commands

"exit": Exit program

"version": Query DSP for component versions

"usb_speaker": Perform usb speaker device and playback on DSP
  USAGE: usb_speaker [start|stop]
  start      Start usb speaker device and playback on DSP
  stop       Stop usb speaker device and playback on DSP
```

(continues on next page)

(continued from previous page)

```
"usb_mic": Record DMIC audio and playback on usb microphone audio device
USAGE: usb_mic [start|stop]
start      Start record and playback on usb microphone audio device
stop       Stop record and playback on usb microphone audio device
```

When `usb_speaker` command starts playback successfully, the terminal will display following output:

```
[APP_DSP_IPC_Task] response from DSP, cmd: 21, error: 0
DSP USB playback start
>>
```

Xtensa IDE log when command is playing a file:

```
USB speaker start, initial buffer size: 960
[DSP_USB_SPEAKER] Audio Device Ready
[DSP_USB_SPEAKER] post-proc/pcm_gain component started
[DSP_USB_SPEAKER] post-proc/client_proxy component started
[DSP_USB_SPEAKER] Connected post-proc/pcm_gain -> post-proc/client_proxy
[DSP_USB_SPEAKER] renderer component started
[DSP_USB_SPEAKER] Connected post-proc/client_proxy -> renderer
[DSP_ProcessThread] start
[DSP_BufferThread] start
[DSP_CleanupThread] start
```

The USB device on your host will be enumerated as XAF USB DEMO.

Xtensa IDE will not show any additional log entry.

**Running the demo DSP** Debug configuration: When the demo runs successfully, the terminal will display the following:

```
Cadence Xtensa Audio Framework
Library Name   : Audio Framework (Hostless)
Library Version : 2.6p1
API Version    : 2.0

[DSP_Main] start
[DSP_Main] established RPMMsg link
```

## Known Issues

- When starting the “usb\_speaker” after the “usb\_mic” command, the sound output may be distorted. Please power cycle the board.

## 1.7 Wireless

### 1.7.1 NXP Wireless Framework and Stacks

#### Wi-Fi, Bluetooth, 802.15.4

#### Application notes

- [Link AN12918-Wi-Fi-Tx-Power-Table-and-Channel-Scan-Management-for-i.MX-RT-SDK.pdf](#)
- [Link TN00066-WFA-Derivative-Certification-Process.pdf](#)

## User manuals

- [Link](#) [UM11441-Getting-Started-with-NXP-based-Wireless-Modules-and-i.MX-RT-Platforms.pdf](#)
- [UM11442-NXP-Wi-Fi-and-Bluetooth-Demo-Applications-for-i.MX-RT-Platforms.pdf](#)
- [Link](#) [UM11443-NXP-Wi-Fi-and-Bluetooth-Debug-Feature-Configuration-Guide-for-i.MX-RT-Platforms.pdf](#)
- [Link](#) [UM11567-WFA-Certification-Guide-for-NXP-based-Wireless-Modules-on-i.MX-RT-Platform-Running-RTOS.pdf](#)

## Release notes

### Wireless SoC features and release notes for FreeRTOS

**About this document** This document provides information about the supported features, release versions, fixed and/or known issues, performance of the Wi-Fi, Bluetooth/802.15.4 radios, including the coexistence.

The SDK release version 25.12.00 has been tested for the wireless SoCs listed in Supported products.

### Supported products

- 88W8987
- IW416
- IW6111
- IW6122
- AW6113
- RW610
- RW612

**Parent topic:** [About this document](#)

[1]: The support of IW611 is enabled in i.MX RT1170 EVKB and i.MX RT1060 EVKC. [2]: The support of IW612 is enabled in i.MX RT1170 EVKB and i.MX RT1060 EVKC. [3]: AW611 module support is available only in i.MX RT1180 EVKA

## Features

### Wi-Fi radio

#### Client mode

Features	Sub features
802.11n - High throughput	2.4 GHz band operation supported channel bandwidth: 20 MHz
802.11n - High throughput	2.4 GHz band supported channel bandwidth: 40 MHz
802.11n - High throughput	5 GHz band supported channel bandwidth: 20 MHz
802.11n - High throughput	5 GHz band supported channel bandwidth: 40 MHz

Table 5 – continued from p

Features	Sub features
802.11n - High throughput	Short/long guard interval (400 ns/800 ns)
802.11n - High throughput	Data rates up to 72 Mbit/s (MCS 0 to MCS 7)
802.11n - High throughput	Data rates up to 150 Mbit/s (MCS 0 to MCS 7)
802.11n - High throughput	1 spatial stream (1x1)
802.11n - High throughput	HT protection mechanisms
802.11n - High throughput	Aggregated MAC protocol data unit (AMPDU) TX and RX sup
802.11n - High throughput	Aggregated MAC service data unit (AMSDU) 4k TX and RX su
802.11n - High throughput	TX MCS rate adaptation (BGN)
802.11n - High throughput	RX low density parity check (LDPC) 1x1 20 MHz and 40 MHz
802.11n - High throughput	HT Beamformee (explicit)
802.11ac - Very high throughput	2.4 GHz band supported channel bandwidth: 20MHz
802.11ac - Very high throughput	5 GHz band supported channel bandwidth: 20 MHz
802.11ac - Very high throughput	5 GHz band supported channel bandwidth: 40 MHz
802.11ac - Very high throughput	5 GHz band supported channel bandwidth: 80 MHz
802.11ac - Very high throughput	Data rates up to 86.7 Mbps (MCS0 to MCS 8)
802.11ac - Very high throughput	Data rates up to 433.3 Mbps (MCS 0 to MCS 9) - 1x1
802.11ac - Very high throughput	MU-MIMO Beamformee (Explicit and Implicit)
802.11ac - Very high throughput	RTS/CTS with BW signaling
802.11ac - Very high throughput	Operation mode notification
802.11ac - Very high throughput	Backward compatibility with non-VHT devices
802.11ac - Very high throughput	TX VHT MCS rate adaptation
802.11ac - Very high throughput	Low density parity check (LDPC)
802.11ax - High efficiency	2.4 GHz band supported channel bandwidth: 20MHz
802.11ax - High efficiency	5 GHz band supported channel bandwidth: 20 MHz
802.11ax - High efficiency	5 GHz band supported channel bandwidth: 40 MHz
802.11ax - High efficiency	5 GHz band supported channel bandwidths: 80 MHz
802.11ax - High efficiency	OFDMA (UL/DL, 106 RU)
802.11ax - High efficiency	OFDMA (UL/DL, 484 RU)
802.11ax - High efficiency	1024 QAM
802.11ax - High efficiency	Target wake time (TWT)
802.11ax - High efficiency	256 QAM modulation – MCS8 and MCS9
802.11ax - High efficiency	1024 QAM modulation – MCS10 and MCS11, 2.4 GHz
802.11ax - High efficiency	1024 QAM modulation – MCS10 and MCS11, 5 GHz
802.11ax - High efficiency	DCM
802.11ax - High efficiency	DCM
802.11ax - High efficiency	ER (extended range)
802.11ax - High efficiency	SU Beamforming
802.11ax - High efficiency	OMI (operating mode indication)
802.11a/b/g features	802.11b/g data rates up to 54 Mbit/s
802.11a/b/g features	802.11a data rates up to 54 Mbit/s
802.11a/b/g features	TX rate adaptation (BG)
802.11a/b/g features	Fragmentation/defragmentation
802.11a/b/g features	ERP protection, slot time, preamble
802.11d	802.11d - Regulatory domain/operating class/country info
802.11e QoS	EDCA [enhanced distributed channel access] / WMM (wirele
802.11i security	Opensource WPA Supplicant Support
802.11i security	WPA2-PSK AES   WPA Supplicant
802.11i security	WPA3-SAE (Simultaneous Authentication of Equals)   WPA
802.11i security	WPA2+WPA3 PSK Mixed Mode (WPA3 Transition Mode)   W
802.11i security	Wi-Fi Enhanced Open - OWE (Opportunistic Wireless Encry
802.11i security	802.1x EAP Authentication Methods3   WPA Supplicant
802.11i security	WPA2-Enterprise Mixed Mode3   WPA Supplicant
802.11i security	WPA3-Enterprise3 (Suite-B)   National Security Algorithm (C
802.11i security	802.11w - PMF (Protected Management Frames)   WPA Supp
802.11i security	Embedded Supplicant Support

Table 5 – continued from p

Features	Sub features
802.11i security	WPA2-PSK AES   Embedded Supplicant
802.11i security	WPA+WPA2 PSK Mixed Mode   Embedded Supplicant
802.11i security	WPA3-SAE (Simultaneous Authentication of Equals)   Embe
802.11i security	802.11w - PMF (Protected Management Frames)   Embedde
802.11i security	Wi-Fi Roaming
802.11i security	WPA3 Enterprise3
Power save mode	Deep sleep
Power save mode	IEEE power save
Power save mode	Host sleep/WoWLAN (inband)3
Power save mode	Host sleep/WoWLAN (outband)3
Power save mode	U-APSD
802.11w - PMF (protected management frames)	PMF require and capable
802.11w - PMF (protected management frames)	Unicast management frames - Encryption/decryption - using
802.11w - PMF (protected management frames)	Broadcast management frames - Encryption/decryption - us
802.11w - PMF (protected management frames)	SA query request/response
802.11w - PMF (protected management frames)	PMF support using embedded supplicant
DPP functionality	Wi-Fi easy connect3
General features	Embedded supplicant
General features	Host sleep packet filtering
General features	Host-based supplicant
General features	Embedded MLME
General features	EDMAC - EU adaptivity support (ETSI certification)
General features	External coexistence
General features	IPv6 NS offload
General features	FIPS
General features	TKIP1
General features	RF test mode
General features	802.11k
General features	802.11v
General features	DFS radar detection in peripheral mode (follow AP)5
General features	Embedded roaming based on RSSI threshold beacon loss
General features	ARP offload
General features	Cloud keep alive
General features	UNII-4 channel support
General features	ClockSync using TSF
General features	Auto reconnect
General features	CSI (channel state information)3
General features	Ambient Motion Index (AMI)3
General features	Independent reset (in-band)3
General features	Independent reset (out-band)3
General features	Wi-Fi agile multiband
General features	Network co-processor (NCP) mode
General features	802.11mc - WLS (Wi-Fi location service)3
General features	802.11az3

**Parent topic:**Wi-Fi radio

[1] As per Wi-Fi specification, connecting in TKIP security in non 802.11n mode is allowed.

[2] Support available in host-base supplicant.

[3] Feature not enabled by default in the SDK. Refer to [Feature enable and memory impact](#) for the macro to enable the feature and the impact on the memory when enabling the feature.

[4] Read more about NCP feature in *References*. [5] To enable the feature, CONFIG\_ECDSA = 1 must be defined in wifi\_config.h (does not apply to RW610 and RW612).



**AP mode**

Features	Sub features
802.11n - High throughput	2.4 GHz band operation supported channel bandwidth: 20 MHz
802.11n - High throughput	2.4 GHz band supported channel bandwidth: 40 MHz
802.11n - High throughput	5 GHz band supported channel bandwidth: 20 MHz
802.11n - High throughput	5 GHz band supported channel bandwidth: 40 MHz
802.11n - High throughput	Short/long guard interval (400 ns/800 ns)
802.11n - High throughput	Data rates up to 72 Mbit/s (MCS 0 to MCS 7)
802.11n - High throughput	Data rates up to 150 Mbit/s (MCS 0 to MCS 7)
802.11n - High throughput	1 spatial stream (1x1)
802.11n - High throughput	HT protection mechanisms
802.11n - High throughput	Aggregated MAC protocol data unit (AMPDU) Rx support
802.11n - High throughput	Aggregated MAC service data unit (AMSDU) -4k RX support
802.11n - High throughput	Max client support (up to 8 devices)
802.11n - High throughput	TX MCS rate adaptation (BGN)
802.11n - High throughput	RX low density parity check (LDPC)
802.11ac – Very high throughput	5 GHz band supported channel bandwidth: 20 MHz
802.11ac – Very high throughput	5 GHz band supported channel bandwidth: 40 MHz
802.11ac – Very high throughput	5 GHz band supported channel bandwidth: 80MHz
802.11ac – Very high throughput	Short/long guard interval (400ns/800ns)
802.11ac – Very high throughput	Data rates up to 86.7 Mbps (MCS0 to MCS 8)
802.11ac – Very high throughput	Data rates up to 433.3 Mbps (MCS 0 to MCS 9)
802.11ac – Very high throughput	Single user- Aggregated MAC protocol data unit (SU-AMPDU)
802.11ac – Very high throughput	RTS/CTS with BW signaling
802.11ac – Very high throughput	Backward compatibility with non-VHT devices
802.11ac – Very high throughput	TX VHT MCS rate adaptation
802.11ac – Very high throughput	MU-MIMO Beamformee (explicit and implicit)
802.11ac – Very high throughput	Operation mode notification
802.11ax – High efficiency	2.4 GHz band operation (20 MHz channel bandwidth)
802.11ax – High efficiency	2.4 GHz band operation (40 MHz channel bandwidth)
802.11ax – High efficiency	5 GHz band operation (20MHz channel bandwidth)
802.11ax – High efficiency	5 GHz band operation (40MHz channel bandwidth)
802.11ax – High efficiency	5 GHz band operation (80 MHz channel bandwidth)
802.11d	802.11d - Regulatory domain/operating class/country info
802.11e -QoS	EDCA [enhanced distributed channel access] / WMM (wireless multimedia)
802.11i security	Hostapd Support
802.11i security	WPA2-PSK AES   hostapd
802.11i security	WPA3-SAE (Simultaneous Authentication of Equals)   Hostapd
802.11i security	WPA2+WPA3 PSK Mixed Mode (WPA3 Transition Mode)   Hostapd
802.11i security	Wi-Fi Enhanced Open - OWE (Opportunistic Wireless Encryption)
802.11i security	802.1x EAP Authentication Methods   Hostapd
802.11i security	WPA2-Enterprise Mixed Mode1   Hostapd
802.11i security	WPA3-Enterprise (Suite-B)1   National Security Algorithm (NSA)
802.11i security	802.11w - PMF (Protected Management Frames)   Hostapd
802.11i security	Embedded Authenticator
802.11i security	WPA2-PSK AES   Embedded Supplicant
802.11i security	WPA+WPA2 PSK Mixed Mode   Embedded Supplicant
802.11i security	WPA3-SAE (Simultaneous Authentication of Equals)   Embedded Supplicant
802.11i security	802.11w - PMF (Protected Management Frames)   Embedded Supplicant
802.11y	Extended channel switch announcement (ECSA)
802.11w - protected management frames (PMF)	PMF require and capable
802.11w - protected management frames (PMF)	Unicast management frames -Encryption/decryption - using PMF
802.11w - protected management frames (PMF)	Broadcast management frames -encryption/decryption - using PMF
802.11w - protected management frames (PMF)	SA query request/response
General features	Embedded authenticator



Table 6 – continued from prev

Features	Sub features
General features	Embedded MLME
General features	EU adaptivity support
General features	Automatic channel selection (ACS)
General features	External coexistence (software interface)
General features	Independent reset (in-band) <sup>1</sup>
General features	Network co-processor (NCP) mode <sup>2</sup>
General features	Vendor specific IE (custom IE)
General features	Hidden SSID (broadcast SSID disabled)
General features	MAC address filter
General features	Multiple external STA support

**Parent topic:**Wi-Fi radio

[1] Feature not enabled by default in the SDK. Refer to [Feature enable and memory impact](#) for the macro to enable the feature and the impact on the memory. [2] Read more about NCP feature in [References](#).

**AP-STA mode**

Features	Sub features	88W89	IW41	IW611/IV	RW610/R	IW61	AW611
Simultaneous AP-STA operation (same channel)	AP-STA functionality	Y	Y	Y	Y	Y	Y
SAD	Software antenna diversity <sup>1</sup>	Y	Y	Y	Y	Y	Y

**Parent topic:**Wi-Fi radio

[1] Feature not enabled by default in the SDK. Refer to [Feature enable and memory impact](#) for the macro to enable the feature and the impact on the memory when enabling the feature.

**Parent topic:**[Features](#)**Wi-Fi Generic features**

Features	Sub features	88W89	IW41	IW611/IW	RW610/RW	IW61	AW611
Generic	Firmware download (parallel) <sup>1</sup>	Y	Y	Y	N	N	Y
Generic	Secure boot	N	N	Y	Y	Y	Y
Generic	Kconfig memory optimizer <sup>3</sup>	Y	Y	Y	Y	Y	Y
Generic	Firmware Compression <sup>2</sup>	N	Y	N	N	N	N
Generic	u-AP intra-BSS	Y	N	Y	Y	Y	Y
Generic	Net Monitor Mode	N	N	N	Y	Y	N
Generic	Net Monitor Mode with packet transmission	N	N	N	Y	Y	N
Generic	In-Channel Net Monitor mode	N	N	N	N	N	N

**Parent topic:**Wi-Fi radio

[1] Feature not enabled by default in the SDK. Refer to [Feature enable and memory impact](#) for the macro to enable the feature and the impact on the memory when enabling the feature. [2] The feature is used to compress the Wi-Fi Bluetooth firmware and optimize the flashing of the host [3] Refer to 10.

**Wi-Fi direct/P2P**

Features	Sub features	88W898	IW416	IW611/IW6	RW610/RW6	IW610	AW6113
P2P basic functionality1	P2P Auto GO	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P GO	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P GC	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P Persistent Group	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P Invitation	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P Device Discovery	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P Provision Discovery	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P simultaneous GO + STA	Y	Y	Y	Y	Y	Y
P2P basic functionality1	P2P simultaneous GC + uAP	Y	Y	Y	Y	Y	Y

**Parent topic:**Wi-Fi radio

[1] Feature not enabled by default in the SDK. Refer to [Feature enable and memory impact](#) for the macro to enable the feature and the impact on the memory when enabling the feature. [2] This is an experimental software release for this feature for IW416. [3] Contact your support representative to use this feature for.

**Bluetooth radio**

## Bluetooth classic

Feature		Sub feature	88W8	IW4'	IW611/	RW610/	IW6'	AW611
General features	fea-	Bluetooth Class 1.5 and Class 2 support	Y	Y	Y	N	N	Y
General features	fea-	Scatternet support	Y	Y	Y	N	N	Y
General features	fea-	Maximum of seven simultaneous ACL connections – Central links	Y	Y	Y	N	N	Y
General features	fea-	Automatic packet type selection	Y	Y	Y	N	N	Y
General features	fea-	Bluetooth - 2.1 to 5.0 specification support	Y	Y	Y	N	N	Y
General features	fea-	Low power sniff	Y	Y	Y	N	N	Y
General features	fea-	Deep sleep using out-of-band	Y	Y	N	N	N	N
General features	fea-	Wake on Bluetooth (SoC to host)	Y	Y	Y	N	N	Y
General features	fea-	Independent reset (in-band) <sup>1</sup>	Y	Y	Y	Y	N	Y
General features	fea-	Independent reset (out-band) <sup>1</sup>	Y	Y	N	N	N	N
General features	fea-	Firmware download (parallel) <sup>1</sup>	Y	Y	N	N	N	N
General features	fea-	RF test mode	Y	Y	Y	N	N	Y
Bluetooth packet type supported	type	ACL (DM1, DH1, DM3, DH3, DM5, DH5, 2-DH1, 2-DH3, 2-DH5, 3-DH1, 3-DH3, 3-DH5)	Y	Y	Y	N	N	Y
Bluetooth packet type supported	type	SCO (HV1, HV3)	Y	Y	Y	N	N	Y
Bluetooth packet type supported	type	eSCO (EV3, EV4, EV5, 2EV3, 3EV3, 2EV5, 3EV5)	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	A2DP source/sink	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	AVRCP target/controller	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	HFP Dev/AG	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	OPP server/client	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	SPP server/client	Y	Y	Y	N	N	Y
Bluetooth profiles supported	sup-	HID target/device	Y	Y	Y	N	N	Y
Bluetooth audio features	au-	PCM NBS central/peripheral	Y	Y	Y	N	N	Y
Bluetooth audio features	au-	PCM WBS central/peripheral	Y	Y	Y	N	N	Y

**Parent topic:**Bluetooth radio

[1] Experimental feature intended for evaluation/early development only and not production. Incomplete mandatory certification.

**Bluetooth LE**

Features	Sub features
Generic features	Maximum 16 Bluetooth LE connections (central role)
Generic features	Deep sleep using out-of-band
Generic features	Wake on Bluetooth LE (SoC to Host)
Generic features	RF Test mode
Bluetooth profile support	Bluetooth LE GATT
Bluetooth profile support	Bluetooth LE HID over GATT
Bluetooth profile support	Bluetooth LE GAP
Bluetooth LE 4.0 support	Low Energy physical layer
Bluetooth LE 4.0 support	Low Energy link layer
Bluetooth LE 4.0 support	Enhancements to HCI for Low Energy
Bluetooth LE 4.0 support	Low energy direct test mode
Bluetooth 4.1 support	Low duty cycle directed advertising
Bluetooth 4.1 support	Bluetooth LE dual mode topology
Bluetooth 4.1 support	Bluetooth LE privacy v1.1
Bluetooth 4.1 support	Bluetooth LE link layer topology
Bluetooth 4.2 support	Bluetooth LE secure connection
Bluetooth 4.2 support	Bluetooth LE link layer privacy v1.2
Bluetooth 4.2 support	Bluetooth LE data length extension
Bluetooth 4.2 support	Link layer extended scanner filter policies
Bluetooth 5.0 support	Bluetooth LE 2 Mbps support
Bluetooth 5.0 support	High duty cycle directed advertising
Bluetooth 5.0 support	Low Energy advertising extension
Bluetooth 5.0 support	Low Energy long range
Bluetooth 5.0 support	Low Energy periodic advertisement
Bluetooth 5.2 support	Low Energy power control
Bluetooth LE audio support1 2	Isochronous channel
Bluetooth LE audio support1 2	Broadcast LE Audio BIS source
Bluetooth LE audio support1 2	Broadcast LE Audio BIS sink
Bluetooth LE audio support1 2	Broadcast LE Audio BIG Validation
Bluetooth LE audio support1 2	Broadcast LE Audio Phy: 1M/2M/ coded
Bluetooth LE audio support1 2	Broadcast LE Audio framed mode
Bluetooth LE audio support1 2	Broadcast LE Audio unframed mode
Bluetooth LE audio support1 2	Broadcast LE Audio sequential packing
Bluetooth LE audio support1 2	Broadcast LE Audio: Mono and Stereo
Bluetooth LE audio support1 2	Broadcast LE Audio BIS encrypted audio
Bluetooth LE audio support1 2	Broadcast LE Audio BIS unencrypted audio
Bluetooth LE audio support1 2	Unicast LE Audio CIS source
Bluetooth LE audio support1 2	Unicast LE Audio CIS sink
Bluetooth LE audio support1 2	Unicast LE Audio CIG validation
Bluetooth LE audio support1 2	Unicast LE Audio CIS synchronization
Bluetooth LE audio support1 2	Unicast LE Audio Phy: 1M/2M/ coded
Bluetooth LE audio support1 2	Unicast LE Audio framed mode
Bluetooth LE audio support1 2	Unicast LE Audio unframed mode
Bluetooth LE audio support1 2	Unicast LE Audio sequential packing
Bluetooth LE audio support1 2	Unicast LE Audio: mono and stereo
Bluetooth LE audio support1 2	Unicast LE Audio CIS encrypted audio
Bluetooth LE audio support1 2	Unicast LE Audio CIS unencrypted audio
Bluetooth LE audio support1 2	Unicast LE Audio TX/RX and bidirectional traffic

Table 7 – continued from prev

Features	Sub features
Bluetooth LE audio support <sup>1 2</sup>	ISO interval for LE Audio: 7.5ms 10ms 20ms 30ms
Bluetooth LE audio support <sup>1 2</sup>	Sampling frequency for LE Audio: 8kHz 16kHz 24kHz, 32kHz
Bluetooth LE audio support <sup>1 2</sup>	LE Audio Auracast use cases: Auracast streaming 2 BISes
Bluetooth LE audio support <sup>1 2</sup>	LE Audio Unicast use cases: Unicast streaming 2 CISes
Bluetooth LE audio support <sup>1 2</sup>	LE Audio Unicast Use cases: Unicast streaming 4 CISes
Bluetooth LE audio support <sup>1 2</sup>	A2DP + Auracast/Unicast Bridge use cases – CIS/BIS
BCA TDM Coexistence mode (shared antenna)	STA + Bluetooth coexistence
BCA TDM Coexistence mode (shared antenna)	STA + Bluetooth LE coexistence
BCA TDM Coexistence mode (shared antenna)	STA + Bluetooth + Bluetooth LE coexistence
BCA TDM Coexistence mode (shared antenna)	AP + Bluetooth coexistence
BCA TDM Coexistence mode (shared antenna)	AP + Bluetooth LE coexistence
BCA TDM Coexistence mode (shared antenna)	AP + Bluetooth + Bluetooth LE coexistence
BCA TDM coexistence mode (separate antenna)	STA + Bluetooth coexistence
BCA TDM coexistence mode (separate antenna)	STA + Bluetooth LE coexistence
BCA TDM coexistence mode (separate antenna)	STA + Bluetooth + Bluetooth LE coexistence
BCA TDM coexistence mode (separate antenna)	AP + Bluetooth coexistence
BCA TDM coexistence mode (separate antenna)	AP + Bluetooth LE coexistence
BCA TDM coexistence mode (separate antenna)	AP + Bluetooth + Bluetooth LE coexistence

**Note:** Details of the tested Bluetooth LE Audio use cases:

- Number of streams:
  - 1-CIG | upto 4-CIS with 1 LE ACL (for 4-CIS: execute only mono UCs, SDU Int: 10ms)
  - 1-CIG | upto 4-CIS with 4 separate LE ACL (for 4-CIS: SDU Size= Max 100 Oct, PHY=2M, RTN=1, SDU Int: 10ms only) (execute only mono UCs for 4-CIS)
  - 1-BIG | upto 4-BIS (for 4-BIS: execute only mono UCs, SDU Int: 10ms only)
- PHY: 2M and 1M
- Audio mode: mono (for 1 to 4 streams) and stereo (for 1 stream)
- Packing: sequential and interleaved
- Bit rate: maximum 96kbps
  - For 1-CIG with upto 3-CIS: maximum bit rate 96kbps
  - For 1-CIG with 4-CIS: maximum bit rate 80kbps
  - For 1-BIG with 4-BIS: maximum bit rate 80kbps
  - For 2-CIG cases: maximum bit rate 80kbps
- Mode: unframed mode
- 48\_5 and 48\_6 mono and stereo configurations are not supported.

Details of the tested Bluetooth coexistence (Bluetooth + Bluetooth LE Audio) use cases:

- Bluetooth + Bluetooth LE Audio
- A2DP + Bluetooth LE Audio bridging support
- A2DP sink link (central) -> LEA 2-CIS (SDU Int: 10ms only | A2DP only with SBC Codec | PHY: 2M)

**Parent topic:**Bluetooth radio

[1] Experimental feature intended for evaluation/early development only and not production. Incomplete mandatory certification.

[2] LE audio feature is supported for standalone scenarios only and not for BR/EDR and Wi-Fi coexistence scenarios such as LE audio + BR/EDR link or LE audio + Wi-Fi link. From the perspective

of NXP Edgefast Bluetooth host stack, LE audio feature can be disabled by the CONFIG\_BT\_AUDIO macro without impact on any other features. LE audio feature can be tested by the user, using their own supported host stack.

**Parent topic:** [Features](#)

#### 802.15.4 radio

Features	Sub features	IW612	IW610	RW612
General tures	fea- Spinel over SPI	Y	N	N
General tures	fea- OpenThread RCP Mode implementing Thread1.3	Y	N	N
General tures	fea- 802.15.4-2015 MAC/PHY as required by Thread 1.3	Y	Y	Y
General tures	fea- OpenThread Border Router (OTBR) v1.1	Y	Y	Y
General tures	fea- Direct/indirect transmission with/without ACK	Y	Y	Y
General tures	fea- 802.15.4 CSL parent feature implementation	Y	Y	Y
General tures	fea- Enhanced Frame Pending	Y	Y	Y
General tures	fea- Enhanced keep alive	Y	Y	Y
General tures	fea- Router	Y	Y	Y
General tures	fea- Leader	Y	Y	Y
General tures	fea- Router Eligible End Device (REED)	Y	Y	Y
General tures	fea- End Device (FED, MED)	Y	Y	Y
Zigbee features	Coordinator	N	N	Y
Zigbee features	Router	N	N	Y
Zigbee features	End Device (RX ON)	N	N	Y
Zigbee features	R23	N	N	Y
Zigbee features	OTA Client	N	N	Y
Zigbee features	OTA server	N	N	Y
Matter features	Matter over Wi-Fi	Y	N	N
Matter features	Matter over Thread	Y	N	Y

**Parent topic:** [Features](#)

#### Coexistence

**Wi-Fi and Bluetooth/802.15.4 coexistence**

Features	Sub features	IW6'	IW6'	RW612
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	STA + Bluetooth	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Mobile AP + Bluetooth	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Bluetooth LE + Wi-Fi	Y	Y	Y
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Bluetooth + Bluetooth LE + Wi-Fi	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	OpenThread + Bluetooth	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	OpenThread + Bluetooth LE2	Y	Y	Y
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	OpenThread + Bluetooth + Bluetooth LE	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	OpenThread + Wi-Fi	Y	Y	Y
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Bluetooth + OpenThread + Wi-Fi	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Bluetooth LE + OpenThread + Wi-Fi	Y	Y	Y
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Bluetooth + Bluetooth LE + OpenThread + Wi-Fi	Y	N	N
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	Single antenna configuration	Y	Y	Y
BCA_TDM separate antenna1 (lower and higher isolation) 1x1 Wi-Fi, (Bluetooth and 802.15.4 shared)	External Coexistence PTA	N	Y	Y

**Parent topic:**Coexistence

[1] Experimental feature intended for evaluation/early development only and not production. Incomplete mandatory certification.

[2] The narrow-band radio can be configured to support Bluetooth LE, 802.15.4, and to time-slice between Bluetooth LE and 802.15.4.

**Parent topic:**[Features](#)

**Feature enable and memory impact**

Features	Macros to enable the feature	Memory impact
CSI	CONFIG_CSI	Flash - 60K, RAM - 4K
AMI	CONFIG_CSI_AMI3	Flash - 2032K, RAM - 772K
DPP	CONFIG_WPA_SUPP_DPP	Flash - 240K, RAM - 12K
Independent reset	CONFIG_WIFI_IND_DNLDCONFIG_WIFI_IND_RESET	Minimal
Parallel firmware download Wi-Fi	CONFIG_WIFI_IND_DNLD	Minimal
Parallel firmware download Bluetooth	CONFIG_BT_IND_DNLD	Minimal
WPA3 enterprise	CONFIG_WPA_SUPP_CRYPTO_ENTERPRISE [Macros specific to EAP-methods included] CONFIG_EAP_TLS CONFIG_EAP_PEAP CONFIG_EAP_TTLS CONFIG_EAP_FAST CONFIG_EAP_SIM CONFIG_EAP_AKA CONFIG_EAP_AKA_PRIME	Flash - 165K, RAM - 18K
WPA2 enterprise	CONFIG_WPA_SUPP_CRYPTO_ENTERPRISE [Macros specific to EAP-methods included] CONFIG_EAP_TLS CONFIG_EAP_PEAP CONFIG_EAP_TTLS CONFIG_EAP_FAST CONFIG_EAP_SIM CONFIG_EAP_AKA CONFIG_EAP_AKA_PRIME	Flash - 165K, RAM - 18K
Host sleep WMM	CONFIG_HOST_SLEEP CONFIG_WMM1	Minimal Flash - 10K, RAM - 57K
802.11mc	CONFIG_11MC CONFIG_CSI CONFIG_WLS_CSI_PROC2 CONFIG_11AZ	Flash: 52.78KB, RAM : 121.1KB
802.11az	CONFIG_11MC CONFIG_CSI[2] CONFIG_WLS_CSI_PROC2 CONFIG_11AZ	Flash: 52.78KB, RAM : 121.1KB
Non-blocking firmware download mechanism	CONFIG_FW_DNLD_ASYNC	—
Antenna diversity	CONFIG_WLAN_CALDATA_2ANT_DIVERSITY	-
P2P	CONFIG_WPA_SUPP_P2P	-

**Note:**

- For Wi-Fi, the macros are set with the value “0” by default in the file wifi\_config\_default.h



located in <SDK\_PATH>/middleware/wifi\_nxp/incl/ directory.

To enable the features, set the value of the macros to “1” in the file wifi\_config.h located in <SDK\_Wi-Fi\_Example\_PATH>/ directory\*\*\*.\*\*\*

- Bluetooth

To enable the features, set the value of the macros to “1” in the file app\_bluetooth\_config.h located in <SDK\_Bluetooth\_Example\_PATH>/ directory.

[1] The macro is not used for IW416.

[2] Prerequisite macros for 802.11mc and 802.11az features

[3] Enable PRINTF\_FLOAT\_ENABLE only for MCUXpresso IDE and specifically for the RT1060-EVKC and RT1170-EVKB platforms

- Go to project properties > C/C++ Build > Settings > Preprocessor.
- Add PRINTF\_FLOAT\_ENABLE=1

## 88W8987 release notes

### Package information

- SDK version: 25.12.00

Parent topic:[88W8987 release notes](#)

### Version information

- Wireless SoC: 88W8987
- Wi-Fi and Bluetooth/Bluetooth LE firmware version: 16.92.21.p153.9
  - 16 - Major revision
  - 92 - Feature pack
  - 21 - Release version
  - p153.9 - Patch number

Parent topic:[88W8987 release notes](#)

### Host platform

- All i.MX RT platforms running FreeRTOS.
- Host interfaces
  - Wi-Fi over SDIO (SDIO 2.0 support, SDIO clock frequency: 50 MHz)
  - Bluetooth/Bluetooth LE over UART
- Test tools
  - iPerf (version 2.1.9)

Parent topic:[88W8987 release notes](#)

**Wi-Fi and Bluetooth certification** The Wi-Fi and Bluetooth certification is obtained with the following combinations.

### WFA certifications

- STA | 802.11n
- STA | 802.11ac
- STA | PMF
- STA | FFD
- STA | SVD
- STA | WPA3 SAE (R3)
- STA | QTT

Refer to 6.

**Note:** This release supports STAUT only certifications.

**Parent topic:** Wi-Fi and Bluetooth certification

**Bluetooth controller certification** QDID: refer to 4.

**Parent topic:** Wi-Fi and Bluetooth certification

**Parent topic:** [88W8987 release notes](#)

### Wi-Fi throughput

#### Throughput test setup

- Environment: Shield Room - Over the Air
- External Access Point: ASUS AX88U
- DUT: W8987 Murata (Module: **1ZM M.2**) with EVK-MIMXRT1060 EVKC platform
- DUT Power Source: External power supply
- External Client: Apple MacBook Air
- Channel: 6 | 36
- Wi-Fi application: wifi\_wpa\_supPLICant
- Compiler used to build application: armgcc
- Compiler Version: gcc-arm-none-eabi-13.2
- iPerf commands used in test:

TCP TX

```
iperf -c <remote_ip> -t 60
```

TCP RX

```
iperf -s
```

UDP TX

```
iperf -c <remote_ip> -t 60 -u -B <local_ip> -b 120
```

**Note:** The default rate is 100 Mbps.

UDP RX

```
iperf -s -u -B <local_ip>
```

**Note:** Read more about the throughput test setup and topology in 2.

**Parent topic:** Wi-Fi throughput

**STA throughput** External APs: ASUS AX88U

**STA mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	52	52	60	63
WPA2-AES	50	51	60	62
WPA3-SAE	50	51	60	62

**STA mode throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	62	83	121	124
WPA2-AES	61	82	120	126
WPA3-SAE	60	82	120	126

**STA mode throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	43	52	60	64
WPA2-AES	43	52	61	64
WPA3-SAE	43	52	60	65

**STA mode throughput - AN Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	64	87	126	125
WPA2-AES	63	85	125	120
WPA3-SAE	63	80	125	123

**STA mode throughput - AC Mode | 5 GHz Band | 20 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	48	60	73	78
WPA2-AES	47	60	73	77
WPA3-SAE	47	60	73	77

**STA mode throughput - AC Mode | 5 GHz Band | 40 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	68	96	161	157
WPA2-AES	69	92	160	155
WPA3-SAE	70	94	160	155

**STA mode throughput - AC Mode | 5 GHz Band | 80 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	124	119	228	235
WPA2-AES	118	107	228	204
WPA3-SAE	114	107	229	203

**Parent topic:**Wi-Fi throughput

**Mobile AP throughput** External client: Apple Macbook Air**Mobile AP Mode Throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	47	48	57	60
WPA2-AES	46	49	57	60
WPA3-SAE	47	49	57	60

**Mobile AP Mode Throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	66	81	107	121
WPA2-AES	65	80	107	120
WPA3-SAE	65	80	108	120

**Mobile AP Mode Throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	44	52	60	61
WPA2-AES	44	51	60	61
WPA3-SAE	44	51	60	61

**Mobile AP Mode Throughput - AN Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	70	89	126	103
WPA2-AES	70	87	124	102
WPA3-SAE	70	88	125	103

**Mobile AP Mode Throughput - AC Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	49	60	73	76
WPA2-AES	48	59	73	76
WPA3-SAE	48	60	73	76

**Mobile AP Mode Throughput - AC Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	77	106	161	102
WPA2-AES	77	104	160	102
WPA3-SAE	77	104	160	111

**Mobile AP Mode Throughput - AC Mode | 5 GHz Band | 80 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	127	141	227	217
WPA2-AES	124	127	227	198
WPA3-SAE	125	127	227	173

**Parent topic:**Wi-Fi throughput

**Parent topic:**[88W8987 release notes](#)

**EU conformance tests**

- EU Adaptivity test - EN 300 328 v2.1.1 (for 2.4 GHz)
- EU Adaptivity test - EN 301 893 v2.1.1 (for 5 GHz)

**Parent topic:**[88W8987 release notes](#)

**Bug fixes and/or feature enhancements****Firmware version: From 16.91.21.p64.1 to 16.91.21.p82**

Com- po- nent	Description
Wi-Fi	WPA3-R3 enabled APUT beacons does not have RSNXE when configured in H2E mode- Associated event is received even when connecting using wrong password WFA APUT Low iperf TCP/UDP Tx throughput with Realtek station

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p82 to 16.91.21.p91.6**

Component	Description
Wi-Fi	In wrong password scenario, After updating new password the phone is not able to connect with DUTAP

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p91.6 to 16.91.21.p124**

Component	Description
Wi-Fi	Cloud keep alive packets not seen after DUT enters host sleep. DUT is sending QOS null packets even in host sleep

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p124 to 16.91.21.p133**

Component	Description
Wi-Fi	Samsung S24 Ultra and Google Pixel 7 mobiles having Android 14 are not able connect to the DUTAP with WPA3 SAE security.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p133 to 16.91.21.p142.5**

Component	Description
Wi-Fi	Fails to encrypt and decrypt data with ccmp 128 and 256 using CLI crypto commands.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p142.5 to 16.91.21.p149.2**

Component	Description
Wi-Fi	DUTSTA does not associate to hidden SSID beaconing in DFS channel.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p149.2 to 16.92.21.p151.7**

Component	Description
Wi-Fi	Getting low TCP/UDP TP in DUT-AP 11ac-vht80 mode after hard-reset or wlan-reset.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p149.2 to 16.92.21.p151.7**

Component	Description
Wi-Fi	Getting low TCP/UDP TP in DUT-AP 11ac-vht80 mode after hard-reset or wlan-reset.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.92.21.p151.7 to 16.92.21.p153.5**

Component	Description
Wi-Fi	Added P2P Persistence and P2P Invitation

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.92.21.p153.5 to 16.92.21.p153.6**

Component	Description
Wi-Fi	Enabled mbedtls 3.x

**Parent topic:**Bug fixes and/or feature enhancements

**Parent topic:**[88W8987 release notes](#)

**Known issues**

Component	Description
NA	

**Parent topic:**[88W8987 release notes](#)

**IW416 release notes**

**Package information**

- SDK version: 25.12.00

**Parent topic:**[IW416 release notes](#)

**Version information**

- Wireless SoC: IW416
- Wi-Fi and Bluetooth/Bluetooth LE firmware version: 16.92.21.p153.9
  - 16 - Major revision
  - 92 - Feature pack

- 21 - Release version
- p153.9 - Patch number

**Parent topic:** [IW416 release notes](#)

### Host platform

- All i.MX RT platforms running FreeRTOS.
- Host interfaces
  - Wi-Fi over SDIO (SDIO 2.0 Support, SDIO clock frequency: 50 MHz)
  - Bluetooth/Bluetooth LE over UART
- Test tools
  - iPerf (version 2.1.9)

**Parent topic:** [IW416 release notes](#)

**Wi-Fi and Bluetooth certification** The Wi-Fi and Bluetooth certification is obtained with the following combinations.

### WFA certifications

- STA | 802.11n
- STA | PMF
- STA | FFD
- STA | SVD
- STA | WPA3 SAE (R3)
- STA | QTT

Refer to 6.

**Note:** This release supports STAUT only certifications.

**Parent topic:** Wi-Fi and Bluetooth certification

**Bluetooth controller certification** QDID: refer to 4.

**Note:** QDID upgrade to Bluetooth Core Specification Version 5.4 is in progress.

**Parent topic:** Wi-Fi and Bluetooth certification

**Parent topic:** [IW416 release notes](#)

### Wi-Fi throughput

#### Throughput test setup

- Environment: Shield Room - Over the Air
- Access Point: Asus AX88u
- DUT: IW416 Murata (Module: 1XK M.2) with EVK-MIMXRT1060 EVKC platform
- DUT Power Source: External power supply



- Client: Apple MacBook Air
- Channel: 6 | 36
- Wi-Fi application: wifi\_wpa\_supplicant
- Compiler used to build application: armgcc
- Compiler Version: gcc-arm-none-eabi-13.2
- iPerf commands used in test:

**TCP TX**

```
iperf -c <remote_ip> -t 60
```

**TCP RX**

```
iperf -s
```

**UDP TX**

```
iperf -c <remote_ip> -t 60 -u -B <local_ip> -b 120
```

**Note:** The default rate is 100 Mbps.

**UDP RX**

```
iperf -s -u -B <local_ip>
```

**Note:** Read more about the throughput test setup and topology in 2.

**Parent topic:**Wi-Fi throughput

**STA throughput** External AP: Asus AX88u**STA mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	44	47	59	59
WPA2-AES	39	43	58	55
WPA3-SAE	39	45	57	53

**STA mode throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	72	59	95	87
WPA2-AES	69	58	116	92
WPA3-SAE	57	58	115	91

**STA mode throughput - AN Mode | 5 GHz Band | 20 MHz (HT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	43	48	59	59
WPA2-AES	42	48	56	60
WPA3-SAE	42	47	57	58

**STA mode throughput - AN Mode | 5 GHz Band | 40 MHz (HT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	68	64	118	96
WPA2-AES	65	59	117	96
WPA3-SAE	69	59	118	96

**Parent topic:**Wi-Fi throughput

**Mobile AP throughput** External client: Apple MacBook Air**Mobile AP mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	41	45	52	54
WPA2-AES	42	45	53	53
WPA3-SAE	45	42	53	53

**Mobile AP mode throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	62	70	123	90
WPA2-AES	61	65	117	90
WPA3-SAE	61	65	118	87

**Mobile AP mode throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	44	45	58	57
WPA2-AES	42	45	55	56
WPA3-SAE	43	45	57	56

**Mobile AP mode throughput - AN Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	75	85	118	100
WPA2-AES	77	68	118	100
WPA3-SAE	77	69	118	100

**Parent topic:**Wi-Fi throughput

**Parent topic:**[IW416 release notes](#)

**EU conformance tests**

- EU Adaptivity test - EN 300 328 v2.1.1 (for 2.4 GHz)
- EU Adaptivity test - EN 301 893 v2.1.1 (for 5 GHz)

**Parent topic:** [IW416 release notes](#)

**Bug fixes and/or feature enhancements****Firmware version: From 16.91.21.p64.1 to 16.91.21.p82**

Component	Description
Wi-Fi	WPA3-R3 enabled APUT beacons does not have RSNXE when configured in H2E mode

**Parent topic:** Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p82 to 16.91.21.p91.6**

Component	Description
Wi-Fi	NA

**Parent topic:** Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p91.6 to 16.91.21.p124**

Component	Description
Wi-Fi	Cloud keep alive packets not seen after DUT enters host sleep. DUT is sending QOS null packets even in host sleep

**Parent topic:** Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p124 to 16.91.21.p133**

Component	Description
Wi-Fi	NA

**Parent topic:** Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p133 to 16.91.21.p133.2**

Component	Description
Wi-Fi	DUT STA getting rebooted after 15~20 iterations of 11R-Command based roaming0xa4 command timeout after several hours of stress test

**Parent topic:** Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p133.2 to 16.91.21.p142.5**

Component	Description
Wi-Fi	DUT fails to reconnect after the configured auto-reconnect time interval.
Coex	During HFP call, TX side noise is observed with coex CLI

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p142.5 to 16.91.21.p149.4**

Component	Description
-	NA

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.91.21.p149.4 to 16.92.21.p151.7**

Com- ponent	Description
Wi-Fi	Samsung S24 Ultra and Google Pixel 7 mobiles having Android 14 are not able connect to the DUTAP with WPA3 SAE security.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.92.21.p151.7 to 16.92.21.p153.5**

Com- ponent	Description
Wi-Fi	The DUT encounters a command response timeout during the execution of the wlan-info command following UDP traffic tests.
Wi-Fi	Random hang issue seen when using wlan-p2p-find/stop in succession

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: From 16.92.21.p153.5 to 16.92.21.p153.6**

Component	Description
Wi-Fi	Enabled mbedtls 3.x

**Parent topic:**Bug fixes and/or feature enhancements

**Parent topic:**[IW416 release notes](#)

**Known issues**

Compo- nent	Description
Coex	Wi-Fi connection in 2.4GHz is not stable, observed deauthentication within 10sec.

**Parent topic:**[IW416 release notes](#)

**IW611/IW612 release notes** **Note:** The IW611/IW612 support is enabled in i.MX RT1170 EVKB and i.MX RT1060 EVKC.

### Package information

- SDK version: 25.12.00

**Parent topic:**[IW611/IW612 release notes](#)

### Version information

- Wireless SoC: IW611/IW612
- Wi-Fi and Bluetooth/Bluetooth LE firmware version: 18.99.3.p27.10
  - 18 - Major revision
  - 99 - Feature pack
  - 3 - Release version
  - p27.10 - Patch number

**Parent topic:**[IW611/IW612 release notes](#)

### Host platform

- i.MX RT1170 EVKB and i.MX RT1060 EVKC Platforms running FreeRTOS
- Host interfaces
  - Wi-Fi over SDIO (SDIO 2.0 support, SDIO clock frequency: 50 MHz)
  - Bluetooth/Bluetooth LE over UART
  - 802.15.4 over SPI (IW612 only)
- Test tools
  - iPerf (version 2.1.9)

**Parent topic:**[IW611/IW612 release notes](#)

**Wi-Fi and Bluetooth certification** The Wi-Fi and Bluetooth certification is obtained with the following combinations.

### WFA certifications

- STA | 802.11n
- STA | PMF
- STA | FFD
- STA | SVD
- STA | WPA3 SAE (R3)
- STA | 802.11ac
- STA | 802.11ax
- STA | QTT

Refer to 6.

**Note:** This release supports STAUT only certifications.

**Parent topic:** Wi-Fi and Bluetooth certification

**Bluetooth controller certification** QDID: refer to 4.

**Note:** QDID upgrade to Bluetooth Core Specification Version 5.4 is in progress.

**Parent topic:** Wi-Fi and Bluetooth certification

**Parent topic:** [IW611/IW612 release notes](#)

## Wi-Fi throughput

### Throughput test setup

- Environment: Shield Room - Over the Air
- Access Point: Asus AX88u
- DUT: IW612 Murata (Module: 2EL M.2) with EVK-MIMXRT1060 EVKC platform
- DUT Power Source: External power supply
- Client: Apple MacBook Air
- Channel: 6 | 36
- Wi-Fi application: `wifi_wpa_supplicant`
- Compiler used to build application: `armgcc`
- Compiler Version `gcc-arm-none-eabi-13.2`
- iPerf commands used in test:

#### TCP TX

```
iperf -c <remote_ip> -t 60
```

#### TCP RX

```
iperf -s
```

#### UDP TX

```
iperf -c <remote_ip> -t 60 -u -B <local_ip> -b 120
```

**Note:** The default rate is 100 Mbps.

#### UDP RX

```
iperf -s -u -B <local_ip>
```

**Note:** Read more about the throughput test setup and topology in 2

The throughput numbers are captured with default configurations using `wifi_wpa_supplicant` sample application.

**Parent topic:** Wi-Fi throughput

**iPerf host configuration and impact on throughput**

To get the highest throughput, the throughput values shown in STA throughput and Mobile AP throughput are measured with the maximum values of the default host configuration macros. STA and AP throughput captured with the minimum values of the host configuration macros shows the throughput numbers obtained when using the minimum values of the host configuration macros. The macro values are defined in *lwipopts.h* file.

The table below lists the minimum and maximum values of the host configuration macros.

**Values of the host configuration macros**

Parameter	Maximum value	Minimum value
TCPIP_MBOX_SIZE	96	32
DEFAULT_RAW_RECVMBOX_SIZE	32	12
DEFAULT_UDP_RECVMBOX_SIZE	64	12
DEFAULT_TCP_RECVMBOX_SIZE	64	12
TCP_MSS	1460	536
TCP_SND_BUF	24 * TCP_MSS	2 * TCP_MSS
MEM_SIZE	319160	41,080
TCP_WND	15 * TCP_MSS	10 * TCP_MSS
MEMP_NUM_PBUF	20	10
MEMP_NUM_TCP_SEG	96	12
MEMP_NUM_TCPIP_MSG_INPKT	80	16
MEMP_NUM_TCPIP_MSG_API	80	8
MEMP_NUM_NETBUF	32	16

**STA and AP throughput captured with the minimum values of the host configuration macros****STA mode throughput - HE Mode | 5 GHz Band | 80 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open Security	7	18	111	124
WPA2-AES	7	18	110	124
WPA3-SAE	6	18	110	124

**Mobile AP mode throughput - HE Mode | 5 GHz Band | 80 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open Security	2	19	93	127
WPA2-AES	2	19	105	126
WPA3-SAE	2	19	104	132

**Parent topic:**iPerf host configuration and impact on throughput

**Parent topic:**Wi-Fi throughput

**STA throughput** External AP: Asus AX88u

**STA mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	52	51	64	63
WPA2-AES	51	50	62	62
WPA3-SAE	51	50	63	61

**STA mode throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	79	85	118	131
WPA2-AES	78	84	118	129
WPA3-SAE	78	83	118	130

**STA mode throughput - AN Mode | 5 GHz Band | 20 MHz (HT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	50	52	63	64
WPA2-AES	49	51	63	63
WPA3-SAE	49	51	63	63

**STA mode throughput - AN Mode | 5 GHz Band | 40 MHz (HT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	77	86	118	133
WPA2-AES	76	86	118	132
WPA3-SAE	79	86	118	132

**STA mode throughput - VHT Mode | 2.4 GHz Band | 20 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	56	59	76	76
WPA2-AES	56	59	74	75
WPA3-SAE	56	59	76	75

**STA mode throughput - VHT Mode | 2.4 GHz Band | 40 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	74	92	162	170
WPA2-AES	74	90	160	169
WPA3-SAE	71	91	161	171

**STA mode throughput - VHT Mode | 5 GHz Band | 20 MHz (VHT)**



Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	43	57	76	78
WPA2-AES	42	57	75	77
WPA3-SAE	43	57	75	77

**STA mode throughput - VHT Mode | 5 GHz Band | 40 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	88	95	118	177
WPA2-AES	87	94	118	175
WPA3-SAE	91	94	118	175

**STA mode throughput - VHT Mode | 5 GHz Band | 80 MHz (VHT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	121	102	118	200
WPA2-AES	121	103	118	200
WPA3-SAE	121	103	118	200

**STA mode throughput - HE Mode | 2.4 GHz Band | 20 MHz (HE)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	78	64	117	105
WPA2-AES	78	67	117	104
WPA3-SAE	79	65	117	97

**STA mode throughput - HE Mode | 2.4 GHz Band | 40 MHz (HE)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	95	91	118	199
WPA2-AES	93	90	118	200
WPA3-SAE	91	87	118	199

**STA mode throughput - HE Mode | 5 GHz Band | 20 MHz (HE)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	76	66	118	127
WPA2-AES	75	68	118	125
WPA3-SAE	75	68	118	126

**STA mode throughput - HE Mode | 5 GHz Band | 40 MHz (HE)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	105	69	118	200
WPA2-AES	104	70	118	200
WPA3-SAE	104	70	118	200

**STA mode throughput - HE Mode | 5 GHz Band | 80 MHz (HE)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	125	73	118	200
WPA2-AES	123	76	118	200
WPA3-SAE	123	76	118	200

**Parent topic:**Wi-Fi throughput

**Mobile AP throughput** External client: Apple MacBook Air**Mobile AP mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	51	54	61	60
WPA2-AES	50	55	61	60
WPA3-SAE	51	54	61	60

**Mobile AP mode throughput - BGN Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	85	107	118	124
WPA2-AES	86	101	118	126
WPA3-SAE	84	102	118	126

**Mobile AP mode throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	51	43	63	60
WPA2-AES	50	43	62	60
WPA3-SAE	50	43	63	60

**Mobile AP mode throughput - AN Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	89	115	118	128
WPA2-AES	88	110	118	128
WPA3-SAE	88	115	118	128

**Mobile AP mode throughput - VHT Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	58	66	76	72
WPA2-AES	58	65	75	72
WPA3-SAE	58	65	75	72

**Mobile AP mode throughput - VHT Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	103	141	135	168
WPA2-AES	102	134	137	167
WPA3-SAE	102	134	139	167

**Mobile AP mode throughput - VHT Mode | 5 GHz Band | 80 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	137	180	182	218
WPA2-AES	130	174	181	218
WPA3-SAE	136	175	182	218

**Mobile AP mode throughput - HE Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	53	66	85	120
WPA2-AES	52	65	83	116
WPA3-SAE	52	65	83	118

**Mobile AP mode throughput - HE Mode | 2.4 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	86	100	133	132
WPA2-AES	83	100	135	134
WPA3-SAE	86	100	136	134

**Mobile AP mode throughput - HE Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	54	65	82	83
WPA2-AES	58	65	82	82
WPA3-SAE	58	65	81	81

**Mobile AP mode throughput - HE Mode | 5 GHz Band | 40 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	104	141	151	170
WPA2-AES	102	137	151	170
WPA3-SAE	103	136	150	170

**Mobile AP mode throughput - HE Mode | 5 GHz Band | 80 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	138	180	189	219
WPA2-AES	135	175	190	218
WPA3-SAE	135	175	192	218

**Parent topic:**Wi-Fi throughput

**Parent topic:**[IW611/IW612 release notes](#)

**EU conformance tests**

- EU Adaptivity test - EN 300 328 v2.1.1 (for 2.4 GHz)
- EU Adaptivity test - EN 301 893 v2.1.1 (for 5 GHz)

**Parent topic:**[IW611/IW612 release notes](#)

**Bug fixes and/or feature enhancements****Firmware version: 18.99.2.p7.19**

Component	Description
-	NA

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.2.p7.19 to 18.99.2.p49.9**

Component	Description
-	NA

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.2.p49.9 to 18.99.2.p155**

Component	Description
Bluetooth	Audio lost occurs due to periodic adv sync lost, during 2 BIS 44.1kHz unencrypted streams with 1M PHY configuration.BIS sync loss may occur in long audio streaming sessions.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.2.p155 to 18.99.2.p66.30**

Component	Description
Wi-Fi	802.11R Fast BSS roaming works only with hostapd and does not work with standard APs (supporting 11R)
Bluetooth	DUT is not able to sustain a connection with the remote device that does extended advertisement with coded PHY configuration. When 2 CIS streams are active, after the first device disconnects followed by the second device disconnecting, the second peripheral device hangs. Audio Play/Pause does not work in BIS case.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.2.p66.30 to 18.99.3.p10.5**

Component	Description
Wi-Fi	STAUT not sending Neighbor Advertisement packet after receiving Neighbor Solicitation packet from Ex-AP. Antenna selection time exceeds configured evaluation time
Bluetooth	When DUT works as CIS source and CIS Offset is 612us, high packet drops observed which affects the audio streaming. For BIS Source Use Cases, Periodic Interval and ISO Interval should be multiple of each other value. In 1-CIS and 2-CIS, Continuous Audio Glitches are observed with 96 kbps bit rate.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p10.5 to 18.99.3.p17.9**

Component	Description
Wi-Fi	After performing independent reset (out-of-band mode), the STAUT fails to connect to the external AP via wlan-connect command, observed command timeout 0x107 error.
Bluetooth	Audio glitches observed with Google Pixel 7 Pro streaming audio after CIS is established with DUT. During Call Gateway (CG) / Call Terminal (CT) Use Case, the firmware periodically sends NULL PDU, which results in frequent Audio Glitch on both CG and CT sides. Heavy audio glitches observed with CIS SRC Google Pixel 7 Pro. Continuous audio glitches observed in 1 CIS and 2 CIS for 48_3 and 48_4 config.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p17.9 to 18.99.3.p21.154**

Component	Description
Wi-Fi	STAUT fail to ping AP backend machine when connected with DFS channel and DUT STA went in bad state.
Bluetooth	CIS Sink frequently fails to acknowledge CIS Source TX PDU.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p21.154 to 18.99.3.p23.16**

Component	Description
-	NA

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p23.16 to 18.99.3.p25.11**

Component	Description
Bluetooth	Packet lost observed in CIS case, which causes audio noise.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p25.11 to 18.99.3.p26.10**

Component	Description
Wi-Fi	During legacy roaming when the “Link Lost” observed the DUTSTA fails to roam
Wi-Fi	During the automated testing of the channel performance, a system hang can occur, with the error message “.sdio_drv_write failed”.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.3.p26.10 to 18.99.3.p27.1**

Component	Description
Wi-Fi	Enabled mbedtls 3.x

**Parent topic:**Bug fixes and/or feature enhancements

**Parent topic:**[IW611/IW612 release notes](#)

**Known issues**

Component	Description
Bluetooth	Sequential Removal of CIS Handles as per current Controller implementation i.e CIS Disconnection sequence should be in sequence => CIS - 4,3,2,1While 4-CIS streaming, audio glitches observed on all CIS SINK with Samsung Galaxy budsWhile 4-CIS streaming, disconnection with connection timeout observed on first CIS SINK with Samsung Galaxy budsOnly two streams (CIS/BIS) with one channel is supported.

**Parent topic:**[IW611/IW612 release notes](#)

**RW610/RW612 release notes**

### Package information

- SDK version: 25.12.00

**Parent topic:** [RW610/RW612 release notes](#)

### Version information

- Wi-Fi firmware version: 18.99.6.p50
  - rw61x\_sb\_wifi\_a2.bin for A2
  - 18 - Major revision
  - 99 - Feature pack
  - 6 - Release version
  - p50 - Patch number
- Bluetooth LE firmware version: 18.25.6.p50
  - rw61x\_sb\_ble\_a2.bin for A2
  - 18 - Major revision
  - 25 - Feature pack
  - 6 - Release version
  - p50 - Patch number
- 802.15.4 and Bluetooth LE (up to core 4.1) firmware version: 18.34.6.p50
  - rw61x\_sb\_ble\_15d4\_combo\_a2.bin for A2
  - 18 - Major revision
  - 34 - Feature pack
  - 6 - Release version
  - p50 - Patch number

**Parent topic:** [RW610/RW612 release notes](#)

### Host platform

- RW610/RW612 platform running FreeRTOS
- Test tools
  - iPerf (version 2.1.9)

**Parent topic:** [RW610/RW612 release notes](#)

**Wireless certification** The Wi-Fi and Bluetooth certification is obtained with the following combinations.

### WFA certifications

- STA | 802.11n
- STA | PMF
- STA | FFD
- STA | SVD

- STA | WPA3 SAE (R3)
- STA | 802.11ac
- STA | 802.11ax
- STA | QTT

Refer to 1.

**Note:** This release supports STAUT only certifications.

**Parent topic:** Wireless certification

**Bluetooth LE controller certification** QDID: Refer to 4.

**Parent topic:** Wireless certification

**Thread** Thread group: refer to 7.

Product Name: NXP RW612 Wireless MCU with Integrated Tri-Radio

Thread version: V1.3.0

CID #: 13A109

**Parent topic:** Wireless certification

**Matter** RW612 certification: refer to 8.

Certificate ID: CSA23C36MAT41746-24

Device type: Root Node, Thermostat

Transport: Matter over Wi-Fi

RW610 certification: refer to 9.

Certificate ID: CSA23C43MAT41753-50

Device type: Root Node, Thermostat

Transport: Matter over Wi-Fi and Matter over Thread

**Parent topic:** Wireless certification

**Parent topic:** [RW610/RW612 release notes](#)

## Wi-Fi throughput

### Throughput test setup

- Environment: Shield Room - Over the Air
- Access Point: Asus AX88u
- DUT: RW610/RW612
- External Client: Intel AX210
- Channel: 6 | 36
- Wi-Fi application: wifi\_cli
- Compiler used to build application: armgcc
- Compiler version gcc-arm-none-eabi-13.2



- iPerf commands used in test:

#### TCP TX

```
iperf -c <remote_ip> -t 60
```

#### TCP RX

```
iperf -s
```

#### UDP TX

```
iperf -c <remote_ip> -t 60 -u -B <local_ip> -b 120
```

**Note:** The default rate is 100 Mbps.

#### UDP RX

```
iperf -s -u -B <local_ip>
```

**Note:** Read more about the throughput test setup and topology in 3.

**Parent topic:** Wi-Fi throughput

### STA throughput External AP: Asus AX88u

#### STA mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	38	38	62	62
WPA2-AES	37	37	61	63
WPA3-SAE	37	37	60	61

#### STA mode throughput - AN Mode | 5 GHz Band | 20 MHz

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	39	39	64	64
WPA2-AES	37	38	62	64
WPA3-SAE	39	38	62	64

#### STA mode throughput - VHT Mode | 2.4 GHz Band | 20 MHz (HT)

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	41	41	75	74
WPA2-AES	41	41	73	74
WPA3-SAE	40	41	72	73

#### STA mode throughput - VHT Mode | 5 GHz Band | 20 MHz

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	42	42	76	76
WPA2-AES	42	41	75	75
WPA3-SAE	42	41	75	74

**STA mode throughput - HE Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	44	45	97	99
WPA2-AES	43	44	96	98
WPA3-SAE	42	44	97	98

**STA mode throughput - HE Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	47	47	100	103
WPA2-AES	45	46	100	101
WPA3-SAE	47	46	100	101

**Parent topic:**Wi-Fi throughput

**Mobile AP throughput** External client: Apple MacBook Air

**Mobile AP throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	39	39	62	62
WPA2-AES	39	39	61	61
WPA3-SAE	38	39	61	61

**Mobile AP throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	40	40	63	63
WPA2-AES	39	39	62	61
WPA3-SAE	39	39	62	61

**Mobile AP throughput - VHT Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	43	43	73	73
WPA2-AES	43	42	72	72
WPA3-SAE	43	42	73	72

**Mobile AP throughput - VHT Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	44	44	74	74
WPA2-AES	43	43	74	74
WPA3-SAE	43	43	74	74

**Mobile AP throughput - HE Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	48	48	95	96
WPA2-AES	47	47	98	95
WPA3-SAE	47	47	97	95

**Mobile AP throughput - HE Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	49	49	96	97
WPA2-AES	48	48	101	97
WPA3-SAE	48	48	101	97

**Parent topic:**Wi-Fi throughput**Parent topic:**[RW610/RW612 release notes](#)**Bug fixes and/or feature enhancements****Firmware version: 18.99.6.p34 to 18.99.6.p40**

Component	Description
Zigbee	Zigbee Coordinator and Router are disconnected during BLE connection pairing and bonding with a mobile app for the first time.

**Parent topic:**Bug fixes and/or feature enhancements**Firmware version: 18.99.6.p40 to 18.99.6.p46**

Component	Description
Wi-Fi	Fails to establish a persistent connection when the device attempts to reinvoke the second stored Persistent Group
Bluetooth	NCP cannot work after flash uart bins for both host and device side

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.6.p46 to 18.99.6.p47**

Component	Description
Wi-Fi	Enabled mbedtls 3.x

**Parent topic:**Bug fixes and/or feature enhancements

**Parent topic:**[RW610/RW612 release notes](#)

**Known issues**

Component	Description
Wi-Fi	—
Bluetooth LE	—
Zigbee	-
Coex	-

**Parent topic:**[RW610/RW612 release notes](#)

**IW610 release notes****Package information**

- SDK version: 25.12.00

**Parent topic:**[IW610 release notes](#)

**Version information**

- Wireless SoC: IW610
- Wi-Fi and Bluetooth/Bluetooth LE firmware version: 18.99.5.p86
  - 18 - Major revision
  - 99 - Feature pack
  - 5 - Release version
  - p86 - Patch number

**Parent topic:**[IW610 release notes](#)

**Host platform**

- IW610 platform running FreeRTOS
- Test tools
  - iPerf (version 2.1.9)

**Parent topic:**[IW610 release notes](#)

**Wi-Fi and Bluetooth certification** The Wi-Fi and Bluetooth certification is obtained with the following combinations.

**Bluetooth controller certification** QDID: Refer to 4.

**Note:** QDID upgrade to Bluetooth Core Specification Version 5.4 is in progress.

**Parent topic:** Wi-Fi and Bluetooth certification

**Parent topic:** [IW610 release notes](#)

## Wi-Fi throughput

### Throughput test setup

- Environment: Shield Room - Over the Air
- Access Point: Asus AX88u
- DUT: IW610
- External Client: Intel AX210
- Channel: 6 | 36
- Wi-Fi application: wifi\_cli
- Compiler used to build application: armgcc
- Compiler version gcc-arm-none-eabi-13.2
- iPerf commands used in test:

#### TCP TX

```
iperf -c <remote_ip> -t 60
```

#### TCP RX

```
iperf -s
```

#### UDP TX

```
iperf -c <remote_ip> -t 60 -u -B <local_ip> -b 120
```

**Note:** The default rate is 100 Mbps.

#### UDP RX

```
iperf -s -u -B <local_ip>
```

**Note:** Read more about the throughput test setup and topology in 3.

**Parent topic:** Wi-Fi throughput

**STA throughput** External AP: Asus AX88u

**STA mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	37	37	60	62
WPA2-AES	36	37	59	61
WPA3-SAE	36	37	59	61

**STA mode throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	35	40	64	65
WPA2-AES	34	39	62	64
WPA3-SAE	35	39	77	76

**STA mode throughput - VHT Mode | 2.4 GHz Band | 20 MHz (HT)**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	41	40	72	72
WPA2-AES	40	40	72	72
WPA3-SAE	40	40	72	71

**STA mode throughput - VHT Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	38	42	77	76
WPA2-AES	37	41	75	75
WPA3-SAE	37	40	75	75

**STA mode throughput - HE Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	45	44	93	96
WPA2-AES	43	43	93	95
WPA3-SAE	44	43	93	96

**STA mode throughput - HE Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
OpenSecurity	42	46	94	100
WPA2-AES	42	45	94	101
WPA3-SAE	41	45	94	101

**Parent topic:**Wi-Fi throughput

**Mobile AP throughput** External client: Apple MacBook Air

**Mobile AP mode throughput - BGN Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	48	44	61	61
WPA2-AES	47	43	59	59
WPA3-SAE	47	43	59	59

**Mobile AP mode throughput - AN Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	49	46	64	63
WPA2-AES	48	45	62	61
WPA3-SAE	48	45	62	61

**Mobile AP mode throughput - VHT Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	54	50	73	73
WPA2-AES	53	49	73	72
WPA3-SAE	52	49	73	72

**Mobile AP mode throughput - VHT Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	54	51	71	70
WPA2-AES	53	50	71	70
WPA3-SAE	52	50	71	70

**Mobile AP mode throughput - HE Mode | 2.4 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	59	56	93	90
WPA2-AES	57	53	94	84
WPA3-SAE	57	53	94	84

**Mobile AP mode throughput - HE Mode | 5 GHz Band | 20 MHz**

Protocol	TCP (Mbit/s)	TCP (Mbit/s)	UDP (Mbit/s)	UDP (Mbit/s)
Direction	TX	RX	TX	RX
Open security	61	58	96	91
WPA2-AES	59	56	98	85
WPA3-SAE	59	55	98	85

**Parent topic:**Wi-Fi throughput

**Parent topic:**[IW610 release notes](#)

**Bug fixes and/or feature enhancements**

**Firmware version: 18.99.5.p66 to 18.99.5.p76**

Component	Description
Wi-Fi	The P2P client connection fails when an attempt is made to connect after the P2P Group Owner (P2P-GO) has been stopped.

**Parent topic:**Bug fixes and/or feature enhancements

**Firmware version: 18.99.5.p76 to 18.99.5.p79**

Component	Description
Wi-Fi	Enabled mbedtls 3.x

**Parent topic:**Bug fixes and/or feature enhancements

**Parent topic:**[IW610 release notes](#)

**Known issues**

Component	Description
NA	

**Parent topic:**[IW610 release notes](#)

**Abbreviations**

Abbreviation	Definition
A2DP	Advanced audio distribution profile
AMPDU	Aggregated MAC protocol data unit
AMSDU	Aggregated MAC service data unit
AP	Access point
BW	Bandwidth
CCMP	Counter mode CBC-MAC protocol
CSI	Channel state information
CTS	Clear To Send
DL	Down link
EDCA	Enhanced distributed channel access
ER	Extended range
ERP	Extended rate physical
GATT	Generic attribute profile
HFP	Hands free profile
HID	Human interface device
HT	High throughput
LDPC	Low density parity check
MCS	Modulation and coding scheme
MLME	Mac layer management entity
OMI	Operating mode indication
PMF	Protected management frames
RTS	Request to send
SAE	Simultaneous authentication of equals
STA	Station

continues on next page



Table 8 – continued from previous page

Abbreviation	Definition
TWT	Target wake time
UL	Up link
VHT	Very high throughput
WEP	Wired equivalent private
WFD	Wi-Fi direct
WMM	Wireless multi-media
WPA	Wi-Fi protected access
WPS	Wi-Fi protected setup
WSC	Wi-Fi Simple Configuration

## References

1. Application note - AN13681 – Wi-Fi Alliance (WFA) Derivative Certification Process (available in the SDK package)
2. User manual – UM11442 - NXP Wi-Fi and Bluetooth Demo Applications User Guide for i.MX RT Platforms (available in the SDK package)
3. User manual – UM11799 - NXP Wi-Fi and Bluetooth Demo Applications User Guide for RW61x (available in the SDK package)
4. Certification – Bluetooth controller - QDID ([link](#))
5. User manual - UM12133 - NXP NCP Application Guide for RW612 with MCU Host
6. Technical note - TN00066 – Wi-Fi Alliance (WFA) Derivative Certification Process (available in the SDK package)
7. Web page – Thread certified products ([link](#))
8. Web page – Connectivity standard alliance (csa) – NXP RW612 Tri-Radio Wireless MCU Development Platform ([link](#))
9. Web page – Connectivity standard alliance (csa) – NXP RW610 Wireless MCU Development Platform ([link](#))
10. Application note - AN14634 – Kconfig Memory Optimizer ([link](#))



# Chapter 2

## RTOS

### 2.1 FreeRTOS

#### 2.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

[FreeRTOS kernel for MCUXpresso SDK Readme](#)

[FreeRTOS kernel for MCUXpresso SDK ChangeLog](#)

[FreeRTOS kernel Readme](#)

#### 2.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

#### 2.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

[Readme](#)

#### 2.1.4 corehttp

C language HTTP client library designed for embedded platforms.

#### 2.1.5 corejson

JSON parser.

## **Readme**

### **2.1.6 coremqtt**

MQTT publish/subscribe messaging library.

### **2.1.7 corepkcs11**

PKCS #11 key management library.

## **Readme**

### **2.1.8 freertos-plus-tcp**

Open source RTOS FreeRTOS Plus TCP.

## **Readme**