ISSDK
1.8
IoT Sensing Software Development Kit
boardkit
evk-mimxrt1170
RTE_Device.h
Go to the documentation of this file.
1
/*
2
* Copyright 2018 NXP
3
* All rights reserved.
4
*
5
*
6
* SPDX-License-Identifier: BSD-3-Clause
7
*/
8
9
#ifndef __RTE_DEVICE_H
10
#define __RTE_DEVICE_H
11
12
/* Driver name mapping. */
13
#define RTE_I2C1 1
14
#define RTE_I2C1_DMA_EN 0
15
#define RTE_I2C2 0
16
#define RTE_I2C2_DMA_EN 0
17
#define RTE_I2C3 0
18
#define RTE_I2C3_DMA_EN 0
19
#define RTE_I2C4 0
20
#define RTE_I2C4_DMA_EN 0
21
#define RTE_I2C5 0
22
#define RTE_I2C5_DMA_EN 0
23
#define RTE_I2C6 0
24
#define RTE_I2C6_DMA_EN 0
25
26
#define RTE_SPI1 1
27
#define RTE_SPI1_DMA_EN 0
28
#define RTE_SPI2 0
29
#define RTE_SPI2_DMA_EN 0
30
#define RTE_SPI3 0
31
#define RTE_SPI3_DMA_EN 0
32
#define RTE_SPI4 0
33
#define RTE_SPI4_DMA_EN 0
34
#define RTE_SPI5 0
35
#define RTE_SPI5_DMA_EN 0
36
#define RTE_SPI6 0
37
#define RTE_SPI6_DMA_EN 0
38
39
#define RTE_USART1 1
40
#define RTE_USART1_DMA_EN 1
41
#define RTE_USART2 0
42
#define RTE_USART2_DMA_EN 0
43
#define RTE_USART3 0
44
#define RTE_USART3_DMA_EN 0
45
#define RTE_USART4 0
46
#define RTE_USART4_DMA_EN 0
47
#define RTE_USART5 0
48
#define RTE_USART5_DMA_EN 0
49
#define RTE_USART6 0
50
#define RTE_USART6_DMA_EN 0
51
#define RTE_USART7 0
52
#define RTE_USART7_DMA_EN 0
53
#define RTE_USART8 0
54
#define RTE_USART8_DMA_EN 0
55
#define RTE_USART9 0
56
#define RTE_USART9_DMA_EN 0
57
#define RTE_USART10 0
58
#define RTE_USART10_DMA_EN 0
59
#define RTE_USART11 0
60
#define RTE_USART11_DMA_EN 0
61
#define RTE_USART12 0
62
#define RTE_USART12_DMA_EN 0
63
64
/* LPI2C configuration. */
65
#define RTE_I2C1_DMA_TX_CH 0
66
#define RTE_I2C1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C1
67
#define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX0
68
#define RTE_I2C1_DMA_TX_DMA_BASE DMA0
69
#define RTE_I2C1_DMA_RX_CH 1
70
#define RTE_I2C1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C1
71
#define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX0
72
#define RTE_I2C1_DMA_RX_DMA_BASE DMA0
73
74
#define RTE_I2C2_DMA_TX_CH 2
75
#define RTE_I2C2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C2
76
#define RTE_I2C2_DMA_TX_DMAMUX_BASE DMAMUX0
77
#define RTE_I2C2_DMA_TX_DMA_BASE DMA0
78
#define RTE_I2C2_DMA_RX_CH 3
79
#define RTE_I2C2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C2
80
#define RTE_I2C2_DMA_RX_DMAMUX_BASE DMAMUX0
81
#define RTE_I2C2_DMA_RX_DMA_BASE DMA0
82
83
#define RTE_I2C3_DMA_TX_CH 4
84
#define RTE_I2C3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C3
85
#define RTE_I2C3_DMA_TX_DMAMUX_BASE DMAMUX0
86
#define RTE_I2C3_DMA_TX_DMA_BASE DMA0
87
#define RTE_I2C3_DMA_RX_CH 5
88
#define RTE_I2C3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C3
89
#define RTE_I2C3_DMA_RX_DMAMUX_BASE DMAMUX0
90
#define RTE_I2C3_DMA_RX_DMA_BASE DMA0
91
92
#define RTE_I2C4_DMA_TX_CH 6
93
#define RTE_I2C4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C4
94
#define RTE_I2C4_DMA_TX_DMAMUX_BASE DMAMUX0
95
#define RTE_I2C4_DMA_TX_DMA_BASE DMA0
96
#define RTE_I2C4_DMA_RX_CH 7
97
#define RTE_I2C4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C4
98
#define RTE_I2C4_DMA_RX_DMAMUX_BASE DMAMUX0
99
#define RTE_I2C4_DMA_RX_DMA_BASE DMA0
100
101
#define RTE_I2C5_DMA_TX_CH 8
102
#define RTE_I2C5_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C5
103
#define RTE_I2C5_DMA_TX_DMAMUX_BASE DMAMUX0
104
#define RTE_I2C5_DMA_TX_DMA_BASE DMA0
105
#define RTE_I2C5_DMA_RX_CH 9
106
#define RTE_I2C5_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C5
107
#define RTE_I2C5_DMA_RX_DMAMUX_BASE DMAMUX0
108
#define RTE_I2C5_DMA_RX_DMA_BASE DMA0
109
110
#define RTE_I2C6_DMA_TX_CH 10
111
#define RTE_I2C6_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C6
112
#define RTE_I2C6_DMA_TX_DMAMUX_BASE DMAMUX0
113
#define RTE_I2C6_DMA_TX_DMA_BASE DMA0
114
#define RTE_I2C6_DMA_RX_CH 11
115
#define RTE_I2C6_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C6
116
#define RTE_I2C6_DMA_RX_DMAMUX_BASE DMAMUX0
117
#define RTE_I2C6_DMA_RX_DMA_BASE DMA0
118
119
/* SPI configuration. */
120
#define RTE_SPI1_PCS_TO_SCK_DELAY 1000
121
#define RTE_SPI1_SCK_TO_PSC_DELAY 1000
122
#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000
123
#define RTE_SPI1_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
124
#define RTE_SPI1_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
125
#define RTE_SPI1_DMA_TX_CH 0
126
#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI1Tx
127
#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX0
128
#define RTE_SPI1_DMA_TX_DMA_BASE DMA0
129
#define RTE_SPI1_DMA_RX_CH 1
130
#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI1Rx
131
#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX0
132
#define RTE_SPI1_DMA_RX_DMA_BASE DMA0
133
134
#define RTE_SPI2_PCS_TO_SCK_DELAY 1000
135
#define RTE_SPI2_SCK_TO_PSC_DELAY 1000
136
#define RTE_SPI2_BETWEEN_TRANSFER_DELAY 1000
137
#define RTE_SPI2_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
138
#define RTE_SPI2_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
139
#define RTE_SPI2_DMA_TX_CH 2
140
#define RTE_SPI2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI2Tx
141
#define RTE_SPI2_DMA_TX_DMAMUX_BASE DMAMUX0
142
#define RTE_SPI2_DMA_TX_DMA_BASE DMA0
143
#define RTE_SPI2_DMA_RX_CH 3
144
#define RTE_SPI2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI2Tx
145
#define RTE_SPI2_DMA_RX_DMAMUX_BASE DMAMUX0
146
#define RTE_SPI2_DMA_RX_DMA_BASE DMA0
147
148
#define RTE_SPI3_PCS_TO_SCK_DELAY 1000
149
#define RTE_SPI3_SCK_TO_PSC_DELAY 1000
150
#define RTE_SPI3_BETWEEN_TRANSFER_DELAY 1000
151
#define RTE_SPI3_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
152
#define RTE_SPI3_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
153
#define RTE_SPI3_DMA_TX_CH 4
154
#define RTE_SPI3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI3Tx
155
#define RTE_SPI3_DMA_TX_DMAMUX_BASE DMAMUX0
156
#define RTE_SPI3_DMA_TX_DMA_BASE DMA0
157
#define RTE_SPI3_DMA_RX_CH 5
158
#define RTE_SPI3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI3Rx
159
#define RTE_SPI3_DMA_RX_DMAMUX_BASE DMAMUX0
160
#define RTE_SPI3_DMA_RX_DMA_BASE DMA0
161
162
#define RTE_SPI4_PCS_TO_SCK_DELAY 1000
163
#define RTE_SPI4_SCK_TO_PSC_DELAY 1000
164
#define RTE_SPI4_BETWEEN_TRANSFER_DELAY 1000
165
#define RTE_SPI4_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
166
#define RTE_SPI4_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
167
#define RTE_SPI4_DMA_TX_CH 6
168
#define RTE_SPI4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI4Tx
169
#define RTE_SPI4_DMA_TX_DMAMUX_BASE DMAMUX0
170
#define RTE_SPI4_DMA_TX_DMA_BASE DMA0
171
#define RTE_SPI4_DMA_RX_CH 7
172
#define RTE_SPI4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI4Rx
173
#define RTE_SPI4_DMA_RX_DMAMUX_BASE DMAMUX0
174
#define RTE_SPI4_DMA_RX_DMA_BASE DMA0
175
176
#define RTE_SPI5_PCS_TO_SCK_DELAY 1000
177
#define RTE_SPI5_SCK_TO_PSC_DELAY 1000
178
#define RTE_SPI5_BETWEEN_TRANSFER_DELAY 1000
179
#define RTE_SPI5_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
180
#define RTE_SPI5_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
181
#define RTE_SPI5_DMA_TX_CH 8
182
#define RTE_SPI5_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI5Tx
183
#define RTE_SPI5_DMA_TX_DMAMUX_BASE DMAMUX0
184
#define RTE_SPI5_DMA_TX_DMA_BASE DMA0
185
#define RTE_SPI5_DMA_RX_CH 9
186
#define RTE_SPI5_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI5Rx
187
#define RTE_SPI5_DMA_RX_DMAMUX_BASE DMAMUX0
188
#define RTE_SPI5_DMA_RX_DMA_BASE DMA0
189
190
#define RTE_SPI6_PCS_TO_SCK_DELAY 1000
191
#define RTE_SPI6_SCK_TO_PSC_DELAY 1000
192
#define RTE_SPI6_BETWEEN_TRANSFER_DELAY 1000
193
#define RTE_SPI6_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)
194
#define RTE_SPI6_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)
195
#define RTE_SPI6_DMA_TX_CH 10
196
#define RTE_SPI6_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI6Tx
197
#define RTE_SPI6_DMA_TX_DMAMUX_BASE DMAMUX0
198
#define RTE_SPI6_DMA_TX_DMA_BASE DMA0
199
#define RTE_SPI6_DMA_RX_CH 11
200
#define RTE_SPI6_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI6Rx
201
#define RTE_SPI6_DMA_RX_DMAMUX_BASE DMAMUX0
202
#define RTE_SPI6_DMA_RX_DMA_BASE DMA0
203
204
/* UART configuration. */
205
#define RTE_USART1_DMA_TX_CH 0
206
#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART1Tx
207
#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
208
#define RTE_USART1_DMA_TX_DMA_BASE DMA0
209
#define RTE_USART1_DMA_RX_CH 1
210
#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART1Rx
211
#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
212
#define RTE_USART1_DMA_RX_DMA_BASE DMA0
213
214
#define RTE_USART2_DMA_TX_CH 2
215
#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART2Tx
216
#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
217
#define RTE_USART2_DMA_TX_DMA_BASE DMA0
218
#define RTE_USART2_DMA_RX_CH 3
219
#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART2Rx
220
#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
221
#define RTE_USART2_DMA_RX_DMA_BASE DMA0
222
223
#define RTE_USART3_DMA_TX_CH 4
224
#define RTE_USART3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART3Tx
225
#define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
226
#define RTE_USART3_DMA_TX_DMA_BASE DMA0
227
#define RTE_USART3_DMA_RX_CH 5
228
#define RTE_USART3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART3Rx
229
#define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
230
#define RTE_USART3_DMA_RX_DMA_BASE DMA0
231
232
#define RTE_USART4_DMA_TX_CH 6
233
#define RTE_USART4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART4Tx
234
#define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX0
235
#define RTE_USART4_DMA_TX_DMA_BASE DMA0
236
#define RTE_USART4_DMA_RX_CH 7
237
#define RTE_USART4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART4Rx
238
#define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX0
239
#define RTE_USART4_DMA_RX_DMA_BASE DMA0
240
241
#define RTE_USART5_DMA_TX_CH 8
242
#define RTE_USART5_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART5Tx
243
#define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX0
244
#define RTE_USART5_DMA_TX_DMA_BASE DMA0
245
#define RTE_USART5_DMA_RX_CH 9
246
#define RTE_USART5_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART5Rx
247
#define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX0
248
#define RTE_USART5_DMA_RX_DMA_BASE DMA0
249
250
#define RTE_USART6_DMA_TX_CH 10
251
#define RTE_USART6_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART6Tx
252
#define RTE_USART6_DMA_TX_DMAMUX_BASE DMAMUX0
253
#define RTE_USART6_DMA_TX_DMA_BASE DMA0
254
#define RTE_USART6_DMA_RX_CH 11
255
#define RTE_USART6_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART6Rx
256
#define RTE_USART6_DMA_RX_DMAMUX_BASE DMAMUX0
257
#define RTE_USART6_DMA_RX_DMA_BASE DMA0
258
259
#define RTE_USART7_DMA_TX_CH 12
260
#define RTE_USART7_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART7Tx
261
#define RTE_USART7_DMA_TX_DMAMUX_BASE DMAMUX0
262
#define RTE_USART7_DMA_TX_DMA_BASE DMA0
263
#define RTE_USART7_DMA_RX_CH 13
264
#define RTE_USART7_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART7Rx
265
#define RTE_USART7_DMA_RX_DMAMUX_BASE DMAMUX0
266
#define RTE_USART7_DMA_RX_DMA_BASE DMA0
267
268
#define RTE_USART8_DMA_TX_CH 14
269
#define RTE_USART8_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART8Tx
270
#define RTE_USART8_DMA_TX_DMAMUX_BASE DMAMUX0
271
#define RTE_USART8_DMA_TX_DMA_BASE DMA0
272
#define RTE_USART8_DMA_RX_CH 15
273
#define RTE_USART8_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART8Rx
274
#define RTE_USART8_DMA_RX_DMAMUX_BASE DMAMUX0
275
#define RTE_USART8_DMA_RX_DMA_BASE DMA0
276
277
#define RTE_USART9_DMA_TX_CH 16
278
#define RTE_USART9_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART9Tx
279
#define RTE_USART9_DMA_TX_DMAMUX_BASE DMAMUX0
280
#define RTE_USART9_DMA_TX_DMA_BASE DMA0
281
#define RTE_USART9_DMA_RX_CH 17
282
#define RTE_USART9_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART9Rx
283
#define RTE_USART9_DMA_RX_DMAMUX_BASE DMAMUX0
284
#define RTE_USART9_DMA_RX_DMA_BASE DMA0
285
286
#define RTE_USART10_DMA_TX_CH 18
287
#define RTE_USART10_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART10Tx
288
#define RTE_USART10_DMA_TX_DMAMUX_BASE DMAMUX0
289
#define RTE_USART10_DMA_TX_DMA_BASE DMA0
290
#define RTE_USART10_DMA_RX_CH 19
291
#define RTE_USART10_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART10Rx
292
#define RTE_USART10_DMA_RX_DMAMUX_BASE DMAMUX0
293
#define RTE_USART10_DMA_RX_DMA_BASE DMA0
294
295
#define RTE_USART11_DMA_TX_CH 20
296
#define RTE_USART11_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART11Tx
297
#define RTE_USART11_DMA_TX_DMAMUX_BASE DMAMUX0
298
#define RTE_USART11_DMA_TX_DMA_BASE DMA0
299
#define RTE_USART11_DMA_RX_CH 21
300
#define RTE_USART11_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART11Rx
301
#define RTE_USART11_DMA_RX_DMAMUX_BASE DMAMUX0
302
#define RTE_USART11_DMA_RX_DMA_BASE DMA0
303
304
#define RTE_USART12_DMA_TX_CH 22
305
#define RTE_USART12_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART12Tx
306
#define RTE_USART12_DMA_TX_DMAMUX_BASE DMAMUX0
307
#define RTE_USART12_DMA_TX_DMA_BASE DMA0
308
#define RTE_USART12_DMA_RX_CH 23
309
#define RTE_USART12_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART12Rx
310
#define RTE_USART12_DMA_RX_DMAMUX_BASE DMAMUX0
311
#define RTE_USART12_DMA_RX_DMA_BASE DMA0
312
313
#endif
/* __RTE_DEVICE_H */
© Copyright 2016-2020 NXP. All Rights Reserved.