Reset driver supports peripheral reset and system reset.
|
enum | SYSCON_RSTn_t {
kFLASH_RST_SHIFT_RSTn = 0 | 7U,
kFMC_RST_SHIFT_RSTn = 0 | 8U,
kMUX_RST_SHIFT_RSTn = 0 | 11U,
kIOCON_RST_SHIFT_RSTn = 0 | 13U,
kGPIO0_RST_SHIFT_RSTn = 0 | 14U,
kGPIO1_RST_SHIFT_RSTn = 0 | 15U,
kPINT_RST_SHIFT_RSTn = 0 | 18U,
kGINT_RST_SHIFT_RSTn = 0 | 19U,
kDMA_RST_SHIFT_RSTn = 0 | 20U,
kCRC_RST_SHIFT_RSTn = 0 | 21U,
kWWDT_RST_SHIFT_RSTn = 0 | 22U,
kADC0_RST_SHIFT_RSTn = 0 | 27U,
kMRT_RST_SHIFT_RSTn = 65536 | 0U,
kSCT0_RST_SHIFT_RSTn = 65536 | 2U,
kUTICK_RST_SHIFT_RSTn = 65536 | 10U,
kFC0_RST_SHIFT_RSTn = 65536 | 11U,
kFC1_RST_SHIFT_RSTn = 65536 | 12U,
kFC2_RST_SHIFT_RSTn = 65536 | 13U,
kFC3_RST_SHIFT_RSTn = 65536 | 14U,
kFC4_RST_SHIFT_RSTn = 65536 | 15U,
kFC5_RST_SHIFT_RSTn = 65536 | 16U,
kFC6_RST_SHIFT_RSTn = 65536 | 17U,
kFC7_RST_SHIFT_RSTn = 65536 | 18U,
kDMIC_RST_SHIFT_RSTn = 65536 | 19U,
kCT32B2_RST_SHIFT_RSTn = 65536 | 22U,
kUSB_RST_SHIFT_RSTn = 65536 | 25U,
kCT32B0_RST_SHIFT_RSTn = 65536 | 26U,
kCT32B1_RST_SHIFT_RSTn = 65536 | 27U,
kCT32B3_RST_SHIFT_RSTn = 67108864 | 13U,
kCT32B4_RST_SHIFT_RSTn = 67108864 | 14U
} |
| Enumeration for peripheral reset control bits. More...
|
|
Value:
}
Definition: fsl_reset.h:52
Array initializers with peripheral reset bits
Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers
Enumerator |
---|
kFLASH_RST_SHIFT_RSTn |
Flash controller reset control
|
kFMC_RST_SHIFT_RSTn |
Flash accelerator reset control
|
kMUX_RST_SHIFT_RSTn |
Input mux reset control
|
kIOCON_RST_SHIFT_RSTn |
IOCON reset control
|
kGPIO0_RST_SHIFT_RSTn |
GPIO0 reset control
|
kGPIO1_RST_SHIFT_RSTn |
GPIO1 reset control
|
kPINT_RST_SHIFT_RSTn |
Pin interrupt (PINT) reset control
|
kGINT_RST_SHIFT_RSTn |
Grouped interrupt (PINT) reset control.
|
kDMA_RST_SHIFT_RSTn |
DMA reset control
|
kCRC_RST_SHIFT_RSTn |
CRC reset control
|
kWWDT_RST_SHIFT_RSTn |
Watchdog timer reset control
|
kADC0_RST_SHIFT_RSTn |
ADC0 reset control
|
kMRT_RST_SHIFT_RSTn |
Multi-rate timer (MRT) reset control
|
kSCT0_RST_SHIFT_RSTn |
SCTimer/PWM 0 (SCT0) reset control
|
kUTICK_RST_SHIFT_RSTn |
Micro-tick timer reset control
|
kFC0_RST_SHIFT_RSTn |
Flexcomm Interface 0 reset control
|
kFC1_RST_SHIFT_RSTn |
Flexcomm Interface 1 reset control
|
kFC2_RST_SHIFT_RSTn |
Flexcomm Interface 2 reset control
|
kFC3_RST_SHIFT_RSTn |
Flexcomm Interface 3 reset control
|
kFC4_RST_SHIFT_RSTn |
Flexcomm Interface 4 reset control
|
kFC5_RST_SHIFT_RSTn |
Flexcomm Interface 5 reset control
|
kFC6_RST_SHIFT_RSTn |
Flexcomm Interface 6 reset control
|
kFC7_RST_SHIFT_RSTn |
Flexcomm Interface 7 reset control
|
kDMIC_RST_SHIFT_RSTn |
Digital microphone interface reset control
|
kCT32B2_RST_SHIFT_RSTn |
CT32B2 reset control
|
kUSB_RST_SHIFT_RSTn |
USB reset control
|
kCT32B0_RST_SHIFT_RSTn |
CT32B0 reset control
|
kCT32B1_RST_SHIFT_RSTn |
CT32B1 reset control
|
kCT32B3_RST_SHIFT_RSTn |
CT32B3 reset control
|
kCT32B4_RST_SHIFT_RSTn |
CT32B4 reset control
|
Asserts reset signal to specified peripheral module.
- Parameters
-
peripheral | Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register. |
Clears reset signal to specified peripheral module, allows it to operate.
- Parameters
-
peripheral | Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register. |
Reset peripheral module.
- Parameters
-
peripheral | Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register. |