ISSDK  1.8
IoT Sensing Software Development Kit
clock_config.h
Go to the documentation of this file.
1 /*
2  * Copyright 2018-2019 NXP
3  * All rights reserved.
4  *
5  * SPDX-License-Identifier: BSD-3-Clause
6  */
7 
8 #ifndef _CLOCK_CONFIG_H_
9 #define _CLOCK_CONFIG_H_
10 
11 #include "fsl_common.h"
12 
13 /*******************************************************************************
14  * Definitions
15  ******************************************************************************/
16 #define BOARD_XTAL0_CLK_HZ 24000000U /*!< Board xtal0 frequency in Hz */
17 
18 #define BOARD_XTAL32K_CLK_HZ 32768U /*!< Board xtal32k frequency in Hz */
19 /*******************************************************************************
20  ************************ BOARD_InitBootClocks function ************************
21  ******************************************************************************/
22 
23 #if defined(__cplusplus)
24 extern "C" {
25 #endif /* __cplusplus*/
26 
27 /*!
28  * @brief This function executes default configuration of clocks.
29  *
30  */
31 void BOARD_InitBootClocks(void);
32 
33 #if defined(__cplusplus)
34 }
35 #endif /* __cplusplus*/
36 
37 /*******************************************************************************
38  ********************** Configuration BOARD_BootClockRUN ***********************
39  ******************************************************************************/
40 /*******************************************************************************
41  * Definitions for BOARD_BootClockRUN configuration
42  ******************************************************************************/
43 #define BOARD_BOOTCLOCKRUN_CORE_CLOCK 600000000U /*!< Core clock frequency: 600000000Hz */
44 
45 /* Clock outputs (values are in Hz): */
46 #define BOARD_BOOTCLOCKRUN_AHB_CLK_ROOT 600000000UL
47 #define BOARD_BOOTCLOCKRUN_CAN_CLK_ROOT 40000000UL
48 #define BOARD_BOOTCLOCKRUN_CKIL_SYNC_CLK_ROOT 32768UL
49 #define BOARD_BOOTCLOCKRUN_CLKO1_CLK 0UL
50 #define BOARD_BOOTCLOCKRUN_CLKO2_CLK 0UL
51 #define BOARD_BOOTCLOCKRUN_CLK_1M 1000000UL
52 #define BOARD_BOOTCLOCKRUN_CLK_24M 24000000UL
53 #define BOARD_BOOTCLOCKRUN_CSI_CLK_ROOT 12000000UL
54 #define BOARD_BOOTCLOCKRUN_ENET1_TX_CLK 2400000UL
55 #define BOARD_BOOTCLOCKRUN_ENET2_125M_CLK 1200000UL
56 #define BOARD_BOOTCLOCKRUN_ENET2_TX_CLK 1200000UL
57 #define BOARD_BOOTCLOCKRUN_ENET_125M_CLK 2400000UL
58 #define BOARD_BOOTCLOCKRUN_ENET_25M_REF_CLK 1200000UL
59 #define BOARD_BOOTCLOCKRUN_FLEXIO1_CLK_ROOT 30000000UL
60 #define BOARD_BOOTCLOCKRUN_FLEXIO2_CLK_ROOT 30000000UL
61 #define BOARD_BOOTCLOCKRUN_FLEXSPI2_CLK_ROOT 130909090UL
62 #define BOARD_BOOTCLOCKRUN_FLEXSPI_CLK_ROOT 130909090UL
63 #define BOARD_BOOTCLOCKRUN_GPT1_IPG_CLK_HIGHFREQ 75000000UL
64 #define BOARD_BOOTCLOCKRUN_GPT2_IPG_CLK_HIGHFREQ 75000000UL
65 #define BOARD_BOOTCLOCKRUN_IPG_CLK_ROOT 150000000UL
66 #define BOARD_BOOTCLOCKRUN_LCDIF_CLK_ROOT 9642857UL
67 #define BOARD_BOOTCLOCKRUN_LPI2C_CLK_ROOT 60000000UL
68 #define BOARD_BOOTCLOCKRUN_LPSPI_CLK_ROOT 105600000UL
69 #define BOARD_BOOTCLOCKRUN_LVDS1_CLK 1200000000UL
70 #define BOARD_BOOTCLOCKRUN_MQS_MCLK 63529411UL
71 #define BOARD_BOOTCLOCKRUN_PERCLK_CLK_ROOT 75000000UL
72 #define BOARD_BOOTCLOCKRUN_PLL7_MAIN_CLK 24000000UL
73 #define BOARD_BOOTCLOCKRUN_SAI1_CLK_ROOT 63529411UL
74 #define BOARD_BOOTCLOCKRUN_SAI1_MCLK1 63529411UL
75 #define BOARD_BOOTCLOCKRUN_SAI1_MCLK2 63529411UL
76 #define BOARD_BOOTCLOCKRUN_SAI1_MCLK3 30000000UL
77 #define BOARD_BOOTCLOCKRUN_SAI2_CLK_ROOT 63529411UL
78 #define BOARD_BOOTCLOCKRUN_SAI2_MCLK1 63529411UL
79 #define BOARD_BOOTCLOCKRUN_SAI2_MCLK2 0UL
80 #define BOARD_BOOTCLOCKRUN_SAI2_MCLK3 30000000UL
81 #define BOARD_BOOTCLOCKRUN_SAI3_CLK_ROOT 63529411UL
82 #define BOARD_BOOTCLOCKRUN_SAI3_MCLK1 63529411UL
83 #define BOARD_BOOTCLOCKRUN_SAI3_MCLK2 0UL
84 #define BOARD_BOOTCLOCKRUN_SAI3_MCLK3 30000000UL
85 #define BOARD_BOOTCLOCKRUN_SEMC_CLK_ROOT 75000000UL
86 #define BOARD_BOOTCLOCKRUN_SPDIF0_CLK_ROOT 30000000UL
87 #define BOARD_BOOTCLOCKRUN_SPDIF0_EXTCLK_OUT 0UL
88 #define BOARD_BOOTCLOCKRUN_TRACE_CLK_ROOT 117333333UL
89 #define BOARD_BOOTCLOCKRUN_UART_CLK_ROOT 80000000UL
90 #define BOARD_BOOTCLOCKRUN_USBPHY1_CLK 0UL
91 #define BOARD_BOOTCLOCKRUN_USBPHY2_CLK 0UL
92 #define BOARD_BOOTCLOCKRUN_USDHC1_CLK_ROOT 198000000UL
93 #define BOARD_BOOTCLOCKRUN_USDHC2_CLK_ROOT 198000000UL
94 
95 /*******************************************************************************
96  * API for BOARD_BootClockRUN configuration
97  ******************************************************************************/
98 #if defined(__cplusplus)
99 extern "C" {
100 #endif /* __cplusplus*/
101 
102 /*!
103  * @brief This function executes configuration of clocks.
104  *
105  */
106 void BOARD_BootClockRUN(void);
107 
108 #if defined(__cplusplus)
109 }
110 #endif /* __cplusplus*/
111 
112 #endif /* _CLOCK_CONFIG_H_ */
BOARD_BootClockRUN
void BOARD_BootClockRUN(void)
This function executes configuration of clocks.
Definition: clock_config.c:168
BOARD_InitBootClocks
void BOARD_InitBootClocks(void)
This function executes default configuration of clocks.
Definition: clock_config.c:52
© Copyright 2016-2020 NXP. All Rights Reserved.